Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

Similar documents
Minnesota State College Southeast

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

1. Convert the decimal number to binary, octal, and hexadecimal.

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

DIGITAL FUNDAMENTALS

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

PURBANCHAL UNIVERSITY

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

ME 515 Mechatronics. Introduction to Digital Electronics

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

[2 credit course- 3 hours per week]

North Shore Community College

TYPICAL QUESTIONS & ANSWERS

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

SEMESTER ONE EXAMINATIONS 2002

Note 5. Digital Electronic Devices

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

CprE 281: Digital Logic

SETH JAI PARKASH POLYTECHNIC, DAMLA COMPUTER ENGINEERING AIDED-3 RD SEMESTER

Microprocessor Design

Contents Circuits... 1

Dev Bhoomi Institute Of Technology PRACTICAL INSTRUCTION SHEET EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE:

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

WINTER 15 EXAMINATION Model Answer

Lecture 12. Amirali Baniasadi

MODULE 3. Combinational & Sequential logic

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Subject : EE6301 DIGITAL LOGIC CIRCUITS

AIM: To study and verify the truth table of logic gates

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Department of Computer Science and Engineering Question Bank- Even Semester:

EE Chip list. Page 1

Logic Design Viva Question Bank Compiled By Channveer Patil

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

AM AM AM AM PM PM PM

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate

REPEAT EXAMINATIONS 2002

7454 4x2 AND/NOR x4 AND/NOR x2 Ex-NOR/Ex-OR x NAND 2x INVERTER X8 OR/NOR 14. EXPANDER x4 AND EXPANDER 14

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

Chapter 5 Sequential Circuits

Digital Circuits ECS 371

DIGITAL ELECTRONICS MCQs

A Matlab-Based Teaching Tool for Digital Logic

CprE 281: Digital Logic

HS Digital Electronics Pre-Engineering

Operating Manual Ver.1.1

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

Chapter 9 MSI Logic Circuits

VU Mobile Powered by S NO Group

Chapter Contents. Appendix A: Digital Logic. Some Definitions

FUNCTIONS OF COMBINATIONAL LOGIC


Combinational Logic Design

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029

Chapter 3. Boolean Algebra and Digital Logic


UNIVERSITI TEKNOLOGI MALAYSIA

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Operating Manual Ver.1.1

Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT. COURSE CURRICULUM COURSE TITLE: DIGITAL ELECTRONICS AND DIGITAL INSTRUMENTS (Code: )

Principles of Computer Architecture. Appendix A: Digital Logic

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

DIGITAL ELECTRONICS LAB MANUAL FOR 2/4 B.Tech (ECE) COURSE CODE: EC-252

SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

Digital Electronics Course Outline

Engineering College. Electrical Engineering Department. Digital Electronics Lab

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

S.K.P. Engineering College, Tiruvannamalai UNIT I

THE KENYA POLYTECHNIC

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Semester 6 DIGITAL ELECTRONICS- core subject -10 Credit-4

Question Bank. Unit 1. Digital Principles, Digital Logic

Laboratory Objectives and outcomes for Digital Design Lab

Transcription:

Lesson Plan Name of the Faculty : Priyanka Nain Discipline: Electronics & Communication Engg. Semester:5th Subject:DEMP Lesson Plan Duration: 15 Weeks Work Load(Lecture/Practical) per week (In Hours): Lectures-05, Practicals-03 Week 1st Theory Lecture Day Topic Practical Day 1st 2nd 3rd number systems and their inter-conversion Decimal, Binary 1st 4th number systems and their inter-conversion Octal, Hexadecimal 5th practice of number system 6th BCD and ASCII code 2nd 7th Binary addition, subtraction and multiplication 2nd 8th Hexadecimal addition, subtraction and multiplication 9th 10th 11th 12th 1 s complement methods of addition/subtraction 2 s complement methods of addition/subtraction practice Definition, symbol and truth tables for inverter, OR, AND, gates 3rd 13th Definition, symbol and truth tables for NAND, NOR,X-OR exclusive NOR gates 3rd 14th 15th 16th Universal gates Boolean Relations and their applications Boolean Relations and their applications

4th 5th 6th 7th 8th 17th DeMorgan s Theorems 18th K-Map upto four variables 19th K-Map upto four variables 20th K-Map upto four variables 21st K-Map upto four variables 22nd practice 23rd adders 24th Half adder 25th Full adder 26th 27th Test 28th Encoder 29th Decoder 30th Multiplexer 31st Demultiplexer 32nd Display Devices (LED, LCD and 7-segment display 33rd flip flop 34th J-K Flip-Flop 35th R-S Flip-Flop 36th D-Type Flip-Flop 37th T-Type Flip-Flop 38th Applications of Flip-Flops 39th Introduction to Shift Registers 4th 5th 6th 7th 8th 40th Introduction to Shift Registers 41st 42nd 43rd Introduction to Counters Introduction to Counters Introduction to converters 9th 44th A/D converter (Counter ramp, 9th 10th 45th 46th 47th 48th A/D converter (successive approximation method of A/D Conversion) D/A converters (Binary weighted) D/A converters (R-2R D/A Converter) Specification of A/D converters 10th 49th Specification of D/A converters 50th 51st 52nd Test

11th 53rd Semi-conductor Memories 11th 54th 55th Types, merits, demerits, and applications Features of 8085 56th Study of 8085 architecture 12th 13th 57th 58th 59th 60th 61st 62nd 63rd 64th pin configuration, bus organisation, registers flags interrupts instruction format Instruction set of 8085 addressing modes Writing some simple assembly language programmes stacks and sub-routines 12th 13th 65th Interfacing and data transfer between peripheral, I/O and 14th 15th 66th 67th 68th 69th 70th 71st 72nd 73rd 74th 75th 8251 8155, 8051 8257 8259 Introduction of 16-bit, 32-bit advantages over 8-bit Test 14th 15th

Practical Topic Introduction Verification and interpretation of truth table for AND, OR, NOT, NAND, NOR, X-OR gates Construction of Half Adder/Full Adder using gates

Construction of Half Adder/Full Adder using gates revision To verify the truth table for R-S and JK flipflop Construction and testing of any counter Verification of operation of a 8-bit D/A Converter Verification of operation of a 8-bit D/A Converter Writing assembly language programme using numemoanics and test them on Kit

Writing assembly language programme using numemoanics and test them on Kit Writing assembly language programme using numemoanics and test them on Kit Assembly language programming for different applications on 8051 microcontroller Viva Viva