SETH JAI PARKASH POLYTECHNIC, DAMLA COMPUTER ENGINEERING AIDED-3 RD SEMESTER

Similar documents
MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

North Shore Community College

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

WINTER 15 EXAMINATION Model Answer

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

DIGITAL FUNDAMENTALS

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

WINTER 14 EXAMINATION

Department of Computer Science and Engineering Question Bank- Even Semester:

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

1. Convert the decimal number to binary, octal, and hexadecimal.

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

TYPICAL QUESTIONS & ANSWERS

Chapter 4. Logic Design

MODULE 3. Combinational & Sequential logic

[2 credit course- 3 hours per week]

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Microprocessor Design

Minnesota State College Southeast

UNIVERSITI TEKNOLOGI MALAYSIA


Subject : EE6301 DIGITAL LOGIC CIRCUITS

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

PURBANCHAL UNIVERSITY

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Scanned by CamScanner

Logic Design Viva Question Bank Compiled By Channveer Patil

RS flip-flop using NOR gate

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate

Question Bank. Unit 1. Digital Principles, Digital Logic

CHAPTER 4: Logic Circuits

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

AM AM AM AM PM PM PM

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Principles of Computer Architecture. Appendix A: Digital Logic

S.K.P. Engineering College, Tiruvannamalai UNIT I

THE KENYA POLYTECHNIC

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

St. MARTIN S ENGINEERING COLLEGE

Computer Architecture and Organization

Contents Circuits... 1

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

EE292: Fundamentals of ECE

Digital Principles and Design

Registers and Counters

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

RS flip-flop using NOR gate

CHAPTER 4: Logic Circuits

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

MC9211 Computer Organization

ME 515 Mechatronics. Introduction to Digital Electronics

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL


EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Vignana Bharathi Institute of Technology UNIT 4 DLD

Using minterms, m-notation / decimal notation Sum = Cout = Using maxterms, M-notation Sum = Cout =

Lesson No Lesson No

COE328 Course Outline. Fall 2007

Laboratory Objectives and outcomes for Digital Design Lab

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

IT T35 Digital system desigm y - ii /s - iii

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

VU Mobile Powered by S NO Group

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

Lecture 12. Amirali Baniasadi

CHAPTER 6 COUNTERS & REGISTERS

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Chapter 3. Boolean Algebra and Digital Logic

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

SEMESTER ONE EXAMINATIONS 2002

Transcription:

LESSON PLAN Sub: Multimedia Sanjeev Sehgal WEE K THEORY LECTUR E DAY TOPIC (Including assignment/ test) PRACTICAL PRACTICA L DAY TOPIC Ist 1st Introduction to multimedia Ist Installation of various MA 2nd 3rd Concepts and history of multimedia Multimedia hardware and software- various classes software like Photoshop, Flash, Director or any Open Source Software 2nd 4th Components of MA 2nd Installation of various MA 5th Quality, criteria and software like specification of different Photoshop, capturing devices Flash, Director 6th Communication devices or any Open Source Software 3rd 7th 8th Storage devices display devices 3rd Installing and Use of various MA devices - scanner, digital camera, Mike 9th Elements of MA and speakers 4th 10th Different MA file Formats 4th Installing and Use of various 11th Application of MA-Benefits and MA devices - problems touch Screen, Plotter and 12th Revision of unit 1 Printers, DVD, Audio CD and video CD 5th 13th Planning steps and process, Concepts of data Compression 5th Reading and writing of

14th 15th Text and Audio encoding Techniques Types of images, Capturing images using camera /scanners Different Formats on CD/DVD 6th 16th Coding Techniques for moving images 17th editing, editing of imagesaudio, text, video and graphics 6th Transporting audio and video files 18th Navigation And user Interface designing 7th 19th Revision 7th Using various features of 20th Ist Sessional test series Flash 21st 8th 22nd Use of various codes like bar code 234rd QR code in MA 24th revision of unit 2 8th Using various features of Flash 9th 25th Photoshop workshop 9th Using various features of 26th Image Editing tools Photoshop/GIMP 27th Image Editing tools 10th 28th 29th specifying and adjusting color specifying and adjusting color 10th Making MA combining Flash 30th using gradiant tools, Photoshop such as department profile,lesson, games and project 11th 31st selection and move Tools 11th Making MA 32nd trasforming path drawing and editing tools combining Flash, Photoshop

33rd using channels such as department profile,lesson, games and project 12th 34th 35th layers, Filters and Action 2nd Sessional test series 12th Making MA combining Flash 36th, Photoshop such as department profile,lesson, games and project 13th 37th Types of authoring programes- Icon based 38th 39th Time based, Story boarding/scripting Object oriented working in macromedia flash 14th 40th Exploring interface using swelection of Pen Tools 41st 42nd Working with drawing and painting tools applying color viewing and manipulating time line 15th 43rd animating, processing, guiding layers 44th 45th Revision Revision 13th 14th 15th Generation and recognition of bar code and QR code using pre built application/ mobile application Generation and recognition of bar code and QR code using pre built application/ mobile application Making MA combining Flash, Photoshop such as department profile,lesson, games and project

16th 46th 47th 48th Revision 3rd Sessional test series 16th Making MA combining Flash, Photoshop such as department profile,lesson, games and project

Lesson Plan Name of faculty : Vipin Gupta Discipline : Computer Engineering Semester : 3 Subject : DATA COMMUNICATION Lesson Plan Duration : 15 Weeks (from JULY, 2018 to NOV, 2018) Work Load(Lecture/ Practical) per week (in hours): Lectures-03, Practicals Nil Week Theory Lecture day 1st 1st Data Communication- Components (including assignment / test) 2nd 3rd Data re Data flow Networks- Distributed processing, 2 nd 4 th Network criteria 5 th Physical structures Network Category- LAN, WAN, MAN 6 th Physical structures Network Category- LAN, WAN, MAN 3rd 7 th Analog and Digital data 8 th Analog and digital signals 9 th Periodic and Non Periodic signals 4 th 10 th periodic analog signals Digital Signals 11 th - Bit rate, Bit length 12 th Digital signal as a composite analog signal, transmission of digital signals 5 th 13 th Transmission Impairment- Attenuation, Distortion 14 th noise Performance- bandwidth, throughput, latency, jitter 15 th Revision 6 th 16 th Analog transmission- Digital to Analog Conversion- - Analog to digital conversion 17 th ASK, PSK, FSK 18 th Analog to Analog Conversion- AM, PM,FM( No mathematical treatment) 7 th 19 th Digital transmission 20 th Digital to digital conversion- coding and schemes 21 st - PCM and Delta Modulation (DM) Transmission modes- Serial and parallel transmission 8 th 22 nd Multiplexing FDM,

23 rd WDM, 24 th TDM 9 th 25 th Revision 26 th Revision 27 th Guided media 10 th 28 th -Twisted pair cable, Co-axial cable, fibre optics cable 29 th Unguided Media- radio wave, Microwave, Infrared 30 th Revision 11 th 31 st Revision 32 nd Types of Errors 33 rd redundancy, detection v/s correction 12 th 34 th, Forward error correction v/s retransmission 35 th,. Error detection through Parity bit 36 th Error detection through Parity bit 13 th 37 th block parity to detect double errors and correct single errors 38 th block parity to detect double errors and correct single errors 39 th General principles of error detection and correction using cyclic redundancy check 14 th 40 th General principles of error detection and correction using cyclic redundancy check 41 st Revision 42 nd Revision 15 th 43 rd Revision 44 th Revision 45 th Revision

3 rd User operating system interface, Lesson Plan Name of the Faculty : Mandeep Singh Discipline : Computer Engg. Semester : 3rd Subject : Operating System Lesson Plan Duration : 15 weeks (from July 2018 to Nov 2018) Work Load (Lecture / Practical) per week (in hours): Lectures-03, Practical-03 Week Theory Practical 1 st Lecture day (including assignment / test) 1 st Definition of Operating Systems, Types of Operating Systems,, 2 nd Operating System Services Practical Day 1st Prac. 1 Demonstration of all the controls provided on Control Panel 2 nd 5 th System Program th 4 System Calls, Types of System Calls 6 th Operating System Structure, th 7 3 rd 8 th Revision Virtual Machine, Benefits of Virtual Machine 9 th Revision th Process concept, Process State, Process Control 10 Block, 4 th 11 th Process Scheduler, Context Switch, 12 th Operations on Processes, Interprocess Communication, 13 th Scheduling Queues, Scheduler, Job Scheduler,, 5 th 14 th Shared Memory Systems, Message-Passing Systems 15 th CPU Scheduler, Scheduling Criteria, Scheduling Algorithms, Preemptive and Non Preemptive, First come 16 th first serve (FCFS), Shortest Job first 2nd 3rd 4th 5th Demonstration of all the controls provided on Control Panel Prac. 2 Exercise on Basics of windows. Prac. 3 Installation of Linux Operating System Prac. 4 Usage of directory management commands of Linux: ls, cd, pwd, mkdir, rmdir 6 th 17 th (SJF), Round Robin (RR), Multiprocessor scheduling, 6th Usage of directory management commands of Linux: ls, cd, pwd, mkdir, rmdir 18 th Process Synchronization. 19 th Deadlock, Conditions for Dead 7 th 20 th, Methods for handling deadlocks, Dead Prevention, 7th Prac. 5 Usage of File Management commands of Linux: cat,

Week Theory Practical Lecture day (including assignment / test) Lock Deadlock Avoidance, Deadlock detection, 21 st Recovery from deadlock. Practical Day chmod,cp, mv, rm, pg, more, find 8 th 9 th 22 nd Definition Logical and Physical address Space, Swapping,, 23 rd Memory allocation, Contiguous Memory allocation, Fixed and variable partition, 24 th Internal and External fragmentation and Compaction 25 th Paging Principle of operation, Page allocation, 26 th Hardware support for paging, Protection and sharing, Disadvantages of paging, 27 th Segmentation, Virtual Memory. 8th 9th Usage of File Management commands of Linux: cat, chmod,cp, mv, rm, pg, more, find Prac. 6 Use the general purpose commands of Linux: wc, od, lp, cal, date, who, whoami 10 th 11 th th 34 12 th 13 th 14 th 28 th Revision 29 th Dedicated Devices, Shared Devices, I/O Devices, Storage Devices, 30 th Buffering, Spooling. 31 st Types of File System; Simple file system, Basic file system, 32 nd Logical file system, Physical file system, 33 rd Various Methods of Allocating Disk Space History of Linux and Unix, Linux Overview, Structure of Linux, Linux releases, 35 th Open Linux, Linux System Requirements, 36 th Linux Commands and Filters: mkdir, cd,rmdir,pwd, ls, who, whoami, date, cat,chmod, 37 th, cp, mv, rm,pg,more, pr, tail, head, cut, paste, nl, grep 38 th wc, sort, kill, write, talk,mseg,wall, merge,mail, news 39 th Shell: concepts of command options, input, output,redirection,pipes, 40 th redirecting and piping with standard errors, 41 st Shell scripts,vi editing commands 42 nd Shell scripts,vi editing commands 15 th 44 th Revision rd 43 Revision 45 th Revision 10th 11th 12th 13th 14th 15th Use the general purpose commands of Linux: wc, od, lp, cal, date, who, whoami Prac. 7 Using the simple filters: pr, head, tail, cut, paste, nl, sort Prac. 8 Communication Commands: news, write, talk, mseg, mail, wall Prac. 9 Write a shell program that finds the factorial of a number. Prac 10 Write a shell program that finds whether a given number is prime or not.

Lesson Plan Name of the Faculty : Jasvinder Singh Discipline : Computer Engg. Semester : 3rd Subject : PIC Lesson Plan Duration : 15 weeks (from July 2018 to Nov 2018) Work Load (Lecture / Practical) per week (in hours): Lectures-03, Practical-06 Week Theory Practical 1 st 2 nd 3 rd Lecture day (including assignment / test) st 1 Steps in development of a program 2 nd Flow charts 3 rd Algorithm development, Programme Debugging 4 th I/O statements, assign statements 5 th Constants, variables and data types 6 th Operators and Expressions 7 th Revision 8 th Unformatted and Formatted IOS 9 th Unformatted and Formatted IOS Practical Day 1 & 2 3 &4 5 & 6 Programming exercises on executing and editing a C program Programming exercises on defining variables and assigning values to variables. Programming exercises on arithmetic and relational operators. th 10 Data Type Casting 4 th 11 th Revision 12 th Introduction to Control Structures 5 th 6 th 13 th Decision making with IF statement 14 th IF Else and Nested IF 15 th While and do-while, for loop 16 th While and do-while, for loop 17 th Break. Continue, goto 18 th switch statements 7 & 8 9 & 10 11 & 12 Programming exercises on arithmetic expressions and their evaluation. Programming exercises on formatting input/output using printf and scanf and their return type values Programming exercises using if statement. Programming exercises using if Else.

Week Theory Practical Lecture day (including assignment / test) 7 th 20 th Address operator and pointers th 19 Introduction to pointers 21 st Declaring and initializing pointers, 8 th 23 rd Revision nd 22 Single pointer, 9 th 10 th 24 th Revision 25 th Introduction to functions 26 th Global and Local Variables 27 th Function Declaration Standard functions 28 th Parameters and Parameter Passing 29 th Call - by value/reference Practical Day 13 & 14 15 & 16 17 & 18 Programming exercises on switch statement. Programming exercises on do while, statement. Programming exercises on for statement. 19 & 20 Simple programs using pointers. st 31 11 th 12 th 13 th 30 th Revision Array Declaration, Length of array Single and Multidimensional Array. 32 nd Arrays of characters 33 rd Revision 34 th Introduction of Strings 35 th String declaration and definition 36 th Revision 37 th String Related function i.e. strlen, strcpy, strcmp 38 th Passing an array to function 39 th Pointers to an array and strings. 21 & 22 23 & 24 25 & 26 Programs on one-dimensional array. Programs on two-dimensional array. (i) Programs for putting two strings together. (ii) Programs for comparing two strings. Simple programs using functions 14 th 40 th Revision 41 st Declaration of structures Accessing structure members 42 nd Unions 27 & 28 Simple programs using structures. 15 th 44 th Revision rd 43 Revision 45 th Revision 29 & 30 Simple programs using union.

Lesson Plan Name of Faculty : Jyoti Sharma Discipline : Computer Engg Semester : 3rd Subject : Digital Electronics-I Lesson Plan Duration : 16 Weeks ( From July 2018 to November 2018 ) Week Theory Practical Lecture Pr Day (including assignment/test ) Day 1 1 Introduction a) Define digital and analog signals and systems, difference between analog and digital signals 2 b) Need of digitization and applications of digital systems 3 Number Systems a) Decimal, binary, octal, hexadecimal number systems 2 4 b) Conversion of number from one number system to another including decimal points 5 c) Binary addition, subtraction, multiplication, division, 1 1. Study of logic breadboard with verification of truth table for AND, OR, NOT, NAND, EX- OR, NOR gate 2 2. Realisation of logic functions with the help of NAND or NOR gates 6 1 s and 2 s complement method of subtraction 3 7 a) BCD code numbers and their limitations, 3 3. To design a half adder using 8 addition of BCD coded numbers, conversion of BCD to decimal and vice-versa 9 b) Excess-3 code, gray code, XOR and NAND gates and verification of its operat ion - Constructio n of a full adder circuit using XOR and NAND gates and verify

its ion operat 4 10 binary to gray and gray to binary conversion 4 4. Verification of truth table 11 c) Concept of parity, single and double parity, error detection and correction using parity for positive edge 12 Logic Gates a) Logic gates, positive and negative logic, pulse waveform, definition, triggered, negative edge triggered, level triggered IC flip-flops (At least one IC each of D latch, D flip-flop, JK flipflops). 5 13 symbols, truth tables, pulsed operation of NOT, OR, AND, NAND, 14 NOR, EX-OR, EX-NOR gates 15 b) NAND and NOR as universal logic gates 6 16 Logic Simplification) a) Rules and laws of Boolean algebra, logic expression, 17 Demorgan theorems, their proof b) Sum of products form (minterm), Product of sum form (maxterms), 5 5. Verification of truth table for encoder and decoder ICs, Mux and DeMux 6 Revision 18 simplification of Boolean expressions with the help of Rules and laws of Boolean algebra 7 19 c) Karnaugh mapping techniques upto 4 variables and their applications for simplification of Boolean expression 20 Arithmetic Circuits a) Half adder, full adder circuits and their operation 21 b) Parallel binary adder, 2-bit and 4-bit binary 7 6. To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of their operation.

full adder, block diagram, working 8 22 Multiplexer/Demultiplexer a) Basic functions, symbols and logic diagrams of 4-inputs and 8-inputs multiplexers, 23 b) Function/utility of 16 and 32 inputs multiplexers, 24 c) Realization of Boolean expression using multiplexer/demultiplexers 9 25 Decoders, Display Devices and Associated Circuits 26 a) Basic Binary decoder, 4-line to 16 line decoder circuit 27 b) BCD to decimal decoder, BCD to 7- segment decoder/driver, LED/LCD display 10 28 Encoders a) Encoder, decimal to BCD encoder, 29 decimal to BCD priority encoder, keyboard encoder 30 b) Basic function & block diagram of encoder 8 Revision 9 7. To design a 4 bit ring counter and verify its operation. 10 Revision 11 31 Latches and Flip-Flops a) Latch, SR-latch, D-latch, Flip-flop, difference between latch and flip-flop 32 b) S-R, D flip-flop their operation using waveform and truth tables, race around condition 33 c) JK flip-flop, master slave and their operation using waveform and truth tables 12 34 Counters a) Asynchronous counter, 4-bit Asynchronous counter, Asynchronous decade counter 11 8. Use of Asynchronous Counter ICs (7490 or 7493) 12 8. Revision 35 b) Asynchronous counter, 4-bit synchronous binary counter, Asynchronous decade counter 36 c) Up/down Asynchronous counters, divide by N counter 13 37 MOD-3,MOD-5, MOD-7, MOD-12 counters 13 9. Revision

38 d) Ring counter, decade counter, divide by N ripple counters 39 Shift Registers a) Shift registers functions, serial-in-serial out, 14 40 serial-in-parallel-out, parallel-in-serial-out, parallel-in-parallel out 14 10. Revision 41 b) Universal shift register 42 Working principle of A/D and D/A converters 15 43 Techniques of A/D conversion :- stair step Ramp A/D converter, Dual Slope A/D converter 44 successive Approximation A/D converter, Binary weighted D/A converter, 45 R/2R ladder D/A converter, Application of A/D & D/A converter 16 46 Semiconductor memories & its classification(ram,rom,prom,eprom,e EPROM) 47 Static & Dynamic RAM 15 Revision 16 Revision 48 Introduction to 74181 ALU IC