DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

Similar documents
CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Microprocessor Design

Department of Computer Science and Engineering Question Bank- Even Semester:

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

Subject : EE6301 DIGITAL LOGIC CIRCUITS

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

1. Convert the decimal number to binary, octal, and hexadecimal.

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology


Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

St. MARTIN S ENGINEERING COLLEGE

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

PURBANCHAL UNIVERSITY

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

Digital Principles and Design

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Question Bank. Unit 1. Digital Principles, Digital Logic

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING


Prepared By Verified By Approved By Mr M.Kumar Mrs R.Punithavathi Dr. V.Parthasarathy Asst. Professor / IT HOD / IT Principal

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

AM AM AM AM PM PM PM

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

MODULE 3. Combinational & Sequential logic

DIGITAL FUNDAMENTALS

DHANALAKSHMI SRINIVASAN INSTITUTE OF RESEARCH AND TECHNOLOGY CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN. I Year/ II Sem PART-A TWO MARKS UNIT-I

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Computer Architecture and Organization

UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

WINTER 15 EXAMINATION Model Answer

North Shore Community College

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

2 Marks Q&A. Digital Electronics. K. Michael Mahesh M.E.,MIET. Asst. Prof/ECE Dept.

Minnesota State College Southeast

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Registers and Counters

S.K.P. Engineering College, Tiruvannamalai UNIT I


1.b. Realize a 5-input NOR function using 2-input NOR gates only.

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

THE KENYA POLYTECHNIC

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

Contents Circuits... 1

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

[2 credit course- 3 hours per week]

CHAPTER 4: Logic Circuits

Principles of Computer Architecture. Appendix A: Digital Logic

CS T34-DIGITAL SYSTEM DESIGN Y2/S3

Final Exam review: chapter 4 and 5. Supplement 3 and 4

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

DIGITAL PRINCIPLES AND SYSTEM DESIGN

Code No: A R09 Set No. 2

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

Digital Electronic Circuits and Systems

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

TYPICAL QUESTIONS & ANSWERS

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Sequential Logic Circuits

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

Using minterms, m-notation / decimal notation Sum = Cout = Using maxterms, M-notation Sum = Cout =

Registers and Counters

CHAPTER 4: Logic Circuits

Combinational / Sequential Logic

Digital Fundamentals: A Systems Approach

AIM: To study and verify the truth table of logic gates

Chapter 5: Synchronous Sequential Logic

CHAPTER1: Digital Logic Circuits

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

Chapter 3. Boolean Algebra and Digital Logic

Logic Design. Flip Flops, Registers and Counters

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

Lecture 12. Amirali Baniasadi

Lecture 11: Synchronous Sequential Logic

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

COE328 Course Outline. Fall 2007

ME 515 Mechatronics. Introduction to Digital Electronics

a) (A+B) (C+D) b) AB+CD c) AC+BD d) (A+D) (B+C)

CprE 281: Digital Logic

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

MC9211 Computer Organization

211: Computer Architecture Summer 2016

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Counter dan Register

Lesson No Lesson No

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Transcription:

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function i. x (x' +y) = x x + x y ii. x y + x z +y z ii. State Consensus Theorem. iii. State De Morgan s Laws iv. Why are NAND and NOR gate known as Universal gates? v. What is binary logic? vi. What is logic gate? vii. Give the classification of logic families? viii. What are error detecting codes? ix. Find the complement for the following functions. F1 = X Y' + X' Y F2 = (XY + Y' Z + X Z) X x. What are the different ways to represent a negative numbers? xi. Obtain the complement of f = w x' y + x y' = wxy using De Morgan s Theorem. xii. Implement the logic function f = A B +A B. xiii. Convert the following number from one base to other. (354.52) 6 = () 10 (65.342) 8 = () 7 UNIT I (11 MARKS) 1. Simplify the Boolean function F(W,X,Y,Z) = (1, 3, 7, 11, 15) and don t care conditions d(w, x, y, z) = (0, 2, 5). 2. Simplify the Boolean function by using the tabulation method F = (0, 1, 2, 8, 10, 11, 14, 15). 3. Simplify the Boolean function F (A, B, C, D) = m (0, 2, 3, 6, 7, 8, 10, 12, 13) 4. State and prove the theorems of Boolean Algebra with illustration. 5. Convert the following numbers to the indicated bases. (a) Decimal 225tobinary, octal and hexadecimal. (b) Binary11010111 to decimal, octal and hexadecimal. 6. Simplify the following expression using K-map. (a)f(x,y,z) = (1,2,3,6,7) (b)f(x,y,z) = (0,1,5,7) (c)f(w,x,y,z)= (2,3,12,13,14,15) 7. Determine the prime implicants of the function F(W,X,Y,Z) = (1,4,6,7,8,9,10,11, 15). 8. Explain Minterm and Maxterm in detail? 9. Explain the algorithm for subtraction using 10 s Complement method and also find out the following using the same. (a) (72532 3250) 10 (b) (3250 72532) 10 10. Explain Quine-McCluskey method with example? UNIT II (2 MARKS)

1. What is meant by combinational logic? 2. What do you meant by comparator? (OR) write a short note on 1-bit comparator? 3. Write the applications of multiplexer? 4. What is Binary parallel adder? 5. What is BCD adder? 6. What is magnitude comparator? 7. Give the application of demultiplexer. 8. Mention the uses of demultiplexer. 9. Give the other name for multiplexer and demultiplexer. 10. Write the Difference between encoder and decoder? 11. Give the truth table for a half adder? 12. Give the truth table for a half subtractor? 13. What is code conversion? 14. What is code convertor? 15. Draw the logic diagram for a 4-bit even parity checker. UNIT II (11 MARKS) 1. Explain the logic design of a Full adder. 2. Discuss about Half adder and Full adder with diagram. 3. Explain the full adder in detail. 4. Explain in detail half adder and full subtractor. 5. Explain in detail the 4 bit binary parallel adder. 6. With a neat diagram explain BCD adder? 7. Write in detail about Decoders and Encoders with circuit diagram. 8. Explain in detail the 4 to 1 line multiplexer. 9. Explain Multiplexer and Demultiplexer. 10. Design a combination circuit that compares two 4-bit numbers. A and B, to check if they are equal. The dircuits has one output x, such that x=1 if A=B, and x=0 if A B. UNIT III (2 MARKS)

1. Define Flip-flop? 2. Why J-K Flip-Flop is called as Master Flip-Flop? 3. Give the basic diagram of flip-flop with NAND gates. 4. Define the term Register. 5. What are the two main types of sequential circuits? 6. Discuss Binary Ripple counter. 7. Draw the logic diagram of SR Flip-Flop. 8. List the differences between ripple counter and synchronous counter. 9. Design a sequential circuit with two JK flip-flops A and B and two inputs E and x. If E =0, the circuit remains in the same state regardless of the value of x. When E =1 and x=1, the circuit goes through the state transitions from 00 to 01 to 10 to 11 back to 00, and repeats. When E =1 and x=0, the circuit goes through the state transitions from 00 to 11 to 10 to 01 back to 00, and repeats. 10. List out common types of MSI Ripple counter. 11. What are the functions of Shift registers? 12. Design a sequential circuit with two D flip-flops A and B, and one input x. When x=0, the state of the circuit remains the same. When x=1, the circuit goes through the state transitions from 00 to 01 to 11 to 10 back to 00, and repeats. 13. List the types of Shift Registers. 14. Construct a JK flip-flop using a D flip-flop, a 4-to-1-line multiplexer and an inverter. 15. Draw the diagram to represent graphic symbol for clocked RS Flip-flop. UNIT III (11 MARKS) 1. Explain in detail about edge triggered flip -flop. 2. Explain with neat diagram the serial adder using shift register. 3. Discuss Master Slave Flip-flop and JK flip-flop. 4. Explain in detail about the SR latch/sr Flip. 5. Write in detail about BCD Ripple counter with diagrams. 6. Explain in detail about the D flip-flop and T flip-flop. 7. Explain in detail Mealy and Moore Models of Finite State Machines. 8. Write in detail about Johnson counter with diagram. 9. Explain with neat diagram the binary up down counter. 10. Explain with a neat diagram the 4-bit bidirectional shift register. UNIT IV (2 MARKS)

1. What is meant by Virtual Memory? 2. Compare and contrast Static ROM and Dynamic ROM. 3. Define Static RAM. 4. What is meant by flow table? 5. Define CPLD. 6. What are hazards? 7. Write the steps taken for the purpose of transferring a new word to be stored in memory. 8. Define Memory unit. 9. Define Rise time. 10. What are the secondary and excitation variables? 11. List the types of RAM. 12. Define FPGA. 13. Difference between PAL and PLA. 14. List out the devices which are implemented in combinational logic. 15. Define byte and address in memory. UNIT IV (11 MARKS) 1. Explain with a neat diagram the PAL. 2. Explain with a neat diagram the PLA. 3. Explain in detail the 4 3 RAM memory. 4. Explain in detail about Memory organization and Memory operations. 5. Explain RAM with its Operations in detail. 6. Implement PLA for the following F1=(0,1,2,4)& f2=(0,5,6,7). 7. Explain hazards in combinational and sequential circuit with example. 8. Explain analysis procedure in asynchronous sequential circuit. 9. Explain ROM and its types. 10. Explain in detail about Error-detection and correction code. UNIT V (2 MARKS)

1. Describe the features of VHDL. 2. What are the steps involved in the design flow of VHDL. 3. What is meant by package declaration? 4. Describe packages in VHDL. 5. Write the structure of VHDL program. 6. Define Constant. 7. What do you mean by library in VHDL? 8. Difference between top-down and bottom-up design methodology. 9. Define Instances. 10. What is nets and give example? 11. How vectors can be declared in VHDL? 12. List the components in a module. 13. How ports can be declared in a module? 14. Define ports. 15. What is operator? Explain its types. UNIT V (11 MARKS) 1. Explain in detail about the functions and procedures of VHDL. 2. Explain in detail the VHDL for combinational circuit. 3. Describe the model of a generic N by M binary multiplier? 4. Write a VHDL description to model a ripple counter. 5. Discuss in detail about Digital design methodologies. 6. Explain in detail about 4-bit Binary ripple counter. 7. Discuss the Modules and Data type in detail. 8. Explain Gate-level modeling. 9. Discuss Behavioral modeling in detail. 10. Explain Dataflow modeling.