Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

Similar documents
Measurements and Simulation Results in Support of IEEE 802.3bj Objective

Duobinary Transmission over ATCA Backplanes

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

CU4HDD Backplane Channel Analysis

High Speed Link Simulator Stateye and Matlab. EE Dr Samuel Palermo

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

ELECTRICAL PERFORMANCE REPORT

Approved Minutes IEEE P802.3AP - Backplane Ethernet January 24 26, 2005 Vancouver, BC

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

DesignCon Pavel Zivny, Tektronix, Inc. (503)

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

PAM-2 on a 1 Meter Backplane Channel

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE IEEE Gb/s Backplane and Cable Task Force Chicago, September 2011

Performance comparison study for Rx vs Tx based equalization for C2M links

SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

MR Interface Analysis including Chord Signaling Options

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

IMPACT ORTHOGONAL ROUTING GUIDE

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

Forensic Analysis of Closed Eyes

Comment #147, #169: Problems of high DFE coefficients

CAUI-4 Chip to Chip Simulations

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology

XLAUI/CAUI Electrical Specifications

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

100GEL C2M Channel Reach Update

Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

Further Investigation of Bit Multiplexing in 400GbE PMA

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

Pre-Emphasis and Equalization Parameter Optimization with Fast, Worst-Case/Multibillion-Bit Verification

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

The Challenges of Measuring PAM4 Signals

Summary of NRZ CDAUI proposals

Problems of high DFE coefficients

New Technologies for 6 Gbps Serial Link Design & Simulation, a Case Study

AMI Simulation with Error Correction to Enhance BER

CAUI-4 Application Requirements

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

BER margin of COM 3dB

100G EDR and QSFP+ Cable Test Solutions

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

Transmission Distance and Jitter Guide

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application

Eye Doctor II Advanced Signal Integrity Tools

Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback

System Evolution with 100G Serial IO

DesignCon New Serial Link Simulation Process, 6 Gbps SAS Case Study. Donald Telian, SI Consultant

32 G/64 Gbaud Multi Channel PAM4 BERT

Development of an oscilloscope based TDP metric

Equalizing XAUI Backplanes with the MAX3980

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

DesignCon Simulation Techniques for 6+ Gbps Serial Links. Donald Telian, Siguys

Development of an oscilloscope based TDP metric

SECQ Test Method and Calibration Improvements

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies

50 Gb/s per lane MMF objectives. IEEE 50G & NGOATH Study Group January 2016, Atlanta, GA Jonathan King, Finisar

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

More Insights of IEEE 802.3ck Baseline Reference Receivers

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

Further work on S/N Budget Channel specification May 8

Laboratory 4. Figure 1: Serdes Transceiver

Generation of Novel Waveforms Using PSPL Pulse Generators

COM Study for db Channels of CAUI-4 Chip-to-Chip Link

Keysight N4965A Multi-Channel BERT 12.5 Gb/s. Data Sheet

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

40G SWDM4 MSA Technical Specifications Optical Specifications

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

Generating Spectrally Rich Data Sets Using Adaptive Band Synthesis Interpolation

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

Datasheet SHF A

Reducing input dynamic range of SOA-preamplifier for 100G-EPON upstream

Supplemental Measurements of System Background Noise in 10GBASE-T Systems

Xilinx Answer Eye Qualification

Senior Project Manager / AEO

Technical Feasibility of Single Wavelength 400GbE 2km &10km application

Transcription:

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk) IEEE 82.3ap Meeting Vancouver January, 25 Stephen D. Anderson Xilinx, Inc. stevea@xilinx.com

Purpose Channels Thru Xtalk Description Simulation Parameters Jitter Tools Simulation Data Conclusion Acknowledgement Supporting Slides Outline

Purpose Analyses of Duobinary with Jitter and Crosstalk Effects have not Previously been Presented Time Domain Sims Used because Stat Eye Not Yet available for Duobinary NRZ included for Comparison, although a Large Amount of NRZ Analyses, including Stat Eye, have been presented

Channels 18 Thru Channels Selected 7 Tyco 2 Molex FR48 New Data supplied by Molex Not Part of IEEE set, Used by Permission of Molex 9 Intel Represents top, mid, bottom layers as well as various lengths 3 Xtalk Channels Selected Worst Tyco NEXT from Among All Tyco N1 Cases Worst Molex NEXT from among all Available Molex NEXT Data Worst Case Intel NEXT from among all Intel NEXT Data Worst Case means highest magnitude in the 2.5 GHz to 7.5 GHz region (choice somewhat subjective)

Description Simulation Parameters Bit Rate for Signal and Xtalk = 1 Gbps All Equalization (Duo or NRZ) = 3 tap FFE Using LS Optimization over 13 cursors Thru Signal = 2 bits of PRBS15 with jitter added All Xtalk = 2 Aggressors, randomly phased, random bits (MATLAB rand) Both Thru Signal and Xtalk Filtered at Tx by Single Pole at 7.5 GHz. ESD Cap of.4 pf added at Each of 4 Ports Polynomial extrapolation of S-params to DC and to 2 GHz. Jitter Jitter is Phase Modulation at 1.1 GHz Amplitude.3 UIpp Tools MathCAD MATLAB ADS

Results, Eye Diagrams Note: Most Eyes are Poor. Instead of Measuring Eye Opening (difficult) and Putting This Into A Spreadsheet, the Actual Eyes are Presented Format is always Top = No equalization Middle = Optimized for Duobinary Bottom = Optimized for NRZ SDD21 Magnitude Plot Included

Tyco Case 1-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1 Top = No Equalization Mid = Duobinary Equalization Bottom = NRZ Equalization

Tyco Case 2-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Tyco Case 3-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Tyco Case 4-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Tyco Case 5-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Tyco Case 6-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Tyco Case 7-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Molex 25 Inch, No Backdrill -1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Molex 4 Inch, Backdrilled -1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Intel B1-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Intel B2-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Intel B32-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Intel M1-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Intel M2-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Intel M32-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Intel T1-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Intel T2-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Intel T32-1 db(sdd21) -2-3 -4-5 -6 1E8 1E9 freq, Hz 1E1

Conclusions from Duobinary and NRZ Comparative Simulations Duobinary is not immune to crosstalk and jitter effects Rx (DFE) equalization needed for both Duobinary and NRZ Curious Phenomenon: NRZ Optimization frequently results in better DB eye than pure DB optimization Correlates with lab waveforms Difference between Duobinary- and NRZ-optimized waveforms is incremental, not order of magnitude Beliefs: For same BER implementation complexity will be similar between DB and NRZ Channels will drive implementation complexity, more than signaling does

Acknowledgement Backplanes / Measurements Tyco Molex Intel Assistance Gourgen Onnasayan, Molex Brian Seemann, Xilinx Dan Hulse, Xilinx

Supporting Slides

Worst Case Xtalk Channels Intel is B3 NEXT2 Molex is INBOUND/sj3k3g3h3_SPARS.s4p Tyco is Case 7 N1

Intel Bottom Layer NEXT -25 SDD21 (db) -5-75 -1-125 1 8 1 9 1 1 Frequency (Hz)

Intel Middle Layer NEXT -25 SDD21(dB) -5-75 -1-125 1 8 1 9 1 1 Frequency (Hz)

Intel Top Layer NEXT -25 SDD21 (db) -5-75 -1-125 1 8 1 9 1 1 Frequency (Hz)

Worst 3 Intel NEXT -25 SDD21 (db) -5-75 -1-125 1 8 1 9 1 1 Frequency (Hz)

Tyco NEXT -2 SDD21 (db) -4-6 -8-1 1 8 1 9 1 1 Frequency (Hz)

Molex 1m-INBOUND-NEXT SDD21 (db) -4-8 -12 1 8 1 9 1 1 Freq (Hz)

Crosstalk at Tx (2 Aggressors) 2 Relative Amplitude 1-1 -2 2x1-7 4x1-7 6x1-7 8x1-7 Time (second)

Tx Signal Showing Jitter and 7.5 GHz Effect

Molex Concept Backplane Molex GBX connectors ISOLA FR-48 material 225 mil thick Total signal path = 39 BP + 2x2 LC + 2x3 FPGA Bd = 5 inches on FR-48

Molex Backplane and Xilinx FPGA 1Gbps NRZ Waveform before Rx Eq Without Crosstalk FR-48 Backdrilled 39 BP +2x2 Probe Card +2x3 Si Board =5 inches BER<1^13 Crosstalk shown (right) With NEXT Crosstalk driven Note how Crosstalk disturbs the DB Eye NRZ Rx still receives signal