Xilinx Answer Eye Qualification
|
|
- Maud Warren
- 5 years ago
- Views:
Transcription
1 Xilinx Answer Eye Qualification Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are Web-based content that are frequently updated as new information becomes available. You are reminded to visit the Xilinx Technical Support Website and review (Xilinx Answer 70915) for the latest version of this Answer. Introduction The LogiCORE IP Integrated Bit Error Ratio Tester (IBERT) core is designed for evaluating and monitoring transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, as well as access to ports and the dynamic reconfiguration port attributes of the GTH transceivers. Communication logic is also included to allow the design to be run-time accessible through JTAG. IBERT eye scan provides a picture of the serial signal error distribution. How can you determine whether the quality of the signal is good or bad? How can you judge from the eye scan if the signal has enough margin? This Long Form Answer Record helps to build a new tool dedicated to automatic eye qualification, combining IBERT with the GT_DEBUGGER (XAPP1322 and XAPP1295). IBERT + GT_DEBUGGER IBERT + GT_DEBUGGER (a.k.a. IBERT+) is an IBERT design with the GT_DEBUGGER s flexibility. A step by step method to modify the IBERT design is provided below. The GT_DEBUGGER s complete flow is described in XAPP1322 (GUI usage) and XAPP1295 (manual.do file edit). This article will use the GT_DEBUGGER GUI. A pre-requisite is that the GT_DEBUGGER is understood and the GUI installed. The GUI usage is not essential, the User could also follow the procedure in XAPP1295 and manually edit the.do file. IBERT design generation IBERT is the first choice debug tool for transceivers and thanks to the GT_DEBUGGER some additional features can be added. The user should start with creating a IBERT design, following the guidelines in IBERT Product Guide, for example (PG196) or (PG173). 1. Create an IBERT project with all high-speed links for test using the latest available VIVADO release. 2. Once the IBERT example design is generated, the User should proceed with synthesizing the design 3. Open the synthesized design and select File->Write Checkpoint 4. Open GT_DEBUGGER, following the guidelines in XAPP1322 (*)
2 5. From Menu File -> New project, create the new project. 6. Once the new Project is created, the GT_DEBUGGER will ask to select a DCP file. Please select the previously generated post synthesis IBERT DCP file. 7. When the DCP file is selected, the Run Analysis button is active. Run Analysis with GT debugger (it might take a long time). In this phase the GT_DEBUGGER reads the IBERT design and lists all available GTs and ports in the.do file.
3 8. Run Configuration with GT debugger -> set DRP yes -> click save all (it might take a longtime ) and then Exit. 9. Instrument with a GPIO all transceivers EYESCANRESET ports 10. Run Generate Bitstream with the GT debugger (it might take a long time) The GT_DEBUGGER can do much more, but for this particular application we only need the DRP port and EYESCANRESET ports activated. A DRP arbiter is automatically inserted so that no DRP access conflicts will happen between IBERT and GT_DEBUGGER.
4 11. The last step is to generate the bitstream. (*) the folder C:\Temp should be present otherwise GT_DEBUGGER will give an error. This requirement will be removed in GT_DEBUGGER GUI next release. The generated bitstream has all original IBERT capabilities together with additional features explained in the next paragraph. Vivado Hardware Manager will configure the FPGA using the new bitstream. Download and use the Tcl scripts GT_DEBUGGER makes a new design with the following structure: Please download from this Answer Record the two additional scripts, eye_qualify.tcl and eye_qualify_proc.tcl, dedicated to IBERT+ and save them in the design directory. The insert_gt_dbg directory contains all of the Tcl procedures for GT_DEBUGGER. In particular we will use insert_gt_dbg_hwproc.tcl and igd_eyescan.tcl. Vector Eyescan and margin analysis There is no apparend difference between IBERT and IBERT+ Once the FPGA is configured, the typical IBERT interface will show up. We can configure the serial links, optimize the TX setup, the PRBS pattern, select the RX equalizer exactly as in IBERT design.
5 IBERT+ can dialogue with the TCL console using some typical GT_DEBUGGER commands and scripts. For example, the script below will draw a vector eyescan with 8 directions. 1. Change the directory to the IBERT+ design 2. Copy and paste the code below into the Vivado Tcl Console source./insert_gt_dbg/insert_gt_dbg_hwproc.tcl source./insert_gt_dbg/igd_eyescan.tcl igd_eyescan init cx0y0 igd_eyescan run cx0y0 prescale_min=-1 prescale_max=-1 max_circle_div=8 init_window=1 The scripts provided with this Answer Record allows you to qualify the eye, automatically measuring some important eye parameters. IBERT counts the number of PRBS errors. However a channel with no errors and noisy signal is very different from another channel with no errors but clean, no jittered eye. Will my channel still have no errors if the temperature grows, or if the cable is more lossy, or if the crosstalk improves? In doing a channel qualification we need to know the signal margin, that is the room that the system has to get worse, before an error is made. IBERT does not measure the signal margin. The original IBERT only provides the eye Open Area. A wide open area eye might have a tiny margin. Because the error distribution eye might be strongly asymmetric, the eye open area is misleading. What we really care about is the vertical (Voltage) and horizontal (Time) distance ftom the data sampler in the middle of the eye to the closest failing corners in the two directions. In the picture below, the horizontal (Time) margin is shown.
6 We want to measure the true margin and compare with a quality mask. The mask used in this Answer Record was built to consider all PVT variations and be a robust term of comparison for target BER of 1E-9 measurements. Because further decreasing the target BER becomes unattainable due to the measurement times that are required, we want to extrapolate the channel behavior at lower BER. For this last operation the knowledge of the system jitter is fundamental. The true margin analysis is performed sourcing the script eye_qualify.tcl. The script can also be copied and pasted line by line into the Vivado Tcl console. The analysis steps are the following: 1) List the channels in the IBERT design 2) For each channel in the list, perform a vector eye scan, measure the margin, and compare against the mask. 3) Extrapolate the mask, assuming that the correct system jitter has been written in the eye_qualify_proc.tcl file 4) Generate a report file with a timestamp and condition summary for documentation. The script will use a vector eye scan with only four corners. In the script the User can select the target BER. The numbers in the diagram represent the exponential of the error rate (with no sign), for example a BER of 1E-5 will appear in the diagram as a 5. Beside the signal margin, also the signal horizontal and vertical offset is reported. The eye offset should be corrected with a fine link tuning. The extrapolated BER is just an indication of how the channel would perform in a much longer acquisition. As with any extrapolation, it can be wrong. In this analysis we assume that most of the deterministic jitter is captured by the initial measurement and we stretch the mask knowing the total random jitter.
7 Report file
8 Conclusion Thanks to the GT_DEBUGGER s flexibility, any GT design (in this Answer Record we used IBERT) can become a powerful quality measurement tool. The scripts provided measures only the relevant information and automatically compares the error distribution with a quality mask. A report file is generated. Please feel free to enhance these scripts and send your feedback to giovanni.guasti@xilinx.com Revision History 04/06/ Initial release
ChipScope Pro Serial I/O Toolkit User Guide
ChipScope Pro Serial I/O Toolkit User Guide (ChipScope Pro Software 9.2i) R R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of
More informationLMH0340/LMH0341 SerDes EVK User Guide
LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK
More informationImplementing SMPTE SDI Interfaces with Artix-7 FPGA GTP Transceivers Author: John Snow
Application Note: Artix-7 Family XAPP1097 (v1.0.1) November 10, 2015 Implementing SMPTE SDI Interfaces with Artix-7 FPGA GTP Transceivers Author: John Snow Summary The Society of Motion Picture and Television
More informationCOE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project
COE758 Xilinx ISE 9.2 Tutorial 2 ChipScope Overview Integrating ChipScope Pro into a project Conventional Signal Sampling Xilinx Spartan 3E FPGA JTAG 2 ChipScope Pro Signal Sampling Xilinx Spartan 3E FPGA
More informationCombating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and
More informationCombating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and
More informationReceiver Testing to Third Generation Standards. Jim Dunford, October 2011
Receiver Testing to Third Generation Standards Jim Dunford, October 2011 Agenda 1.Introduction 2. Stressed Eye 3. System Aspects 4. Beyond Compliance 5. Resources 6. Receiver Test Demonstration PCI Express
More informationC65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features
6.25 Gbps multi-rate, multi-lane, SerDes macro IP Data brief Txdata1_in Tx1_clk Bist1 Rxdata1_out Rx1_clk Txdata2_in Tx2_clk Bist2 Rxdata2_out Rx2_clk Txdata3_in Tx3_clk Bist3 Rxdata3_out Rx3_clk Txdata4_in
More informationPBR-310C E-BERT. 10Gb/s BERT System with Eye Diagram Tracer
PBR-310C E-BERT 10Gb/s BERT System with Eye Diagram Tracer rate from 8.5~11.1Gb/s and extend data rate down to 125M~5Gb/s Support up to four channels Eye Diagram and Mask Test* Eye Contour and Histogram*
More informationLogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0
LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0 DS849 June 22, 2011 Introduction The LogiCORE IP Spartan -6 FPGA Triple-Rate SDI interface solution provides receiver and transmitter interfaces for the
More informationSERDES Eye/Backplane Demo for the LatticeECP3 Versa Evaluation Board User s Guide
SERDES Eye/Backplane Demo for the LatticeECP3 Versa Evaluation Board User s Guide May 2011 UG44_01.1 Introduction This document provides technical information and instructions on using the LatticeECP3
More informationCommon Spatial Patterns 3 class BCI V Copyright 2012 g.tec medical engineering GmbH
g.tec medical engineering GmbH Sierningstrasse 14, A-4521 Schiedlberg Austria - Europe Tel.: (43)-7251-22240-0 Fax: (43)-7251-22240-39 office@gtec.at, http://www.gtec.at Common Spatial Patterns 3 class
More informationDiD. LCD Video Monitor & Video Wall Universal User Manual. Digital Information Display
LCD Video Monitor & Video Wall Universal User Manual DiD Digital Information Display Video Monitor Models M82S1/M70S1/M65S1/M55S1/M46S1/M40S1/M32S1/M24S1/M19S2/M19S1 Video Wall Models PD55N3/PD46N4/PD46N3/PD46N2/PD40N2
More informationSQTR-2M ADS-B Squitter Generator
SQTR-2M ADS-B Squitter Generator Operators Manual REVISION A B C D E F G H J K L M N P R S T U V W X Y Z December 2011 KLJ Instruments 15385 S. 169 Highway Olathe, KS 66062 www.kljinstruments.com NOTICE:
More informationUsing SignalTap II in the Quartus II Software
White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification
More informationVIDEO GRABBER. DisplayPort. User Manual
VIDEO GRABBER DisplayPort User Manual Version Date Description Author 1.0 2016.03.02 New document MM 1.1 2016.11.02 Revised to match 1.5 device firmware version MM 1.2 2019.11.28 Drawings changes MM 2
More informationEXOSTIV TM. Frédéric Leens, CEO
EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24
More informationQuick Guide Book of Sending and receiving card
Quick Guide Book of Sending and receiving card ----take K10 card for example 1 Hardware connection diagram Here take one module (32x16 pixels), 1 piece of K10 card, HUB75 for example, please refer to the
More informationivw-ud322 / ivw-ud322f
ivw-ud322 / ivw-ud322f Video Wall Controller Supports 2 x 2, 2 x 1, 3 x 1, 1 x 3, 4 x 1 & 1 x 4 Video Wall Array User Manual Rev. 1.01 i Notice Thank you for choosing inds products! This user manual provides
More informationInfiniBand Trade Association
InfiniBand Trade Association Revision 1.02 3/30/2014 IBTA Receiver MOI for FDR Devices For Anritsu MP1800A Signal Analyzer and Agilent 86100D with module 86108B and FlexDCA S/W for stressed signal calibration
More informationUsing the XSV Board Xchecker Interface
Using the XSV Board Xchecker Interface May 1, 2001 (Version 1.0) Application Note by D. Vanden Bout Summary This application note shows how to configure the XC9510 CPLD on the XSV Board to enable the programming
More informationAN 696: Using the JESD204B MegaCore Function in Arria V Devices
AN 696: Using the JESD204B MegaCore Function in Arria V Devices Subscribe The JESD204B standard provides a serial data link interface between converters and FPGAs. The JESD204B MegaCore function intellectual
More informationSERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide
for the LatticeECP3 Serial Protocol Board User s Guide March 2011 UG24_01.4 Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo
More informationAN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design
AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on
More informationCHAPTER 3 EXPERIMENTAL SETUP
CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software
More informationInfiniBand Trade Association
InfiniBand Trade Association Revision 1.04 2/27/2014 IBTA Receiver MOI for FDR Devices For Tektronix BERTScope Bit Error Rate Tester and Agilent 86100D with module 86108B and FlexDCA S/W for stressed signal
More informationCommon Spatial Patterns 2 class BCI V Copyright 2012 g.tec medical engineering GmbH
g.tec medical engineering GmbH Sierningstrasse 14, A-4521 Schiedlberg Austria - Europe Tel.: (43)-7251-22240-0 Fax: (43)-7251-22240-39 office@gtec.at, http://www.gtec.at Common Spatial Patterns 2 class
More informationLab Assignment 2 Simulation and Image Processing
INF5410 Spring 2011 Lab Assignment 2 Simulation and Image Processing Lab goals Implementation of bus functional model to test bus peripherals. Implementation of a simple video overlay module Implementation
More informationPCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX
PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX w w w. m e n t o r. c o m PCIe: Eye Diagram Analysis in HyperLynx PCI Express Tutorial This PCI Express tutorial will walk you through time-domain eye diagram analysis
More informationEye Doctor II Advanced Signal Integrity Tools
Eye Doctor II Advanced Signal Integrity Tools EYE DOCTOR II ADVANCED SIGNAL INTEGRITY TOOLS Key Features Eye Doctor II provides the channel emulation and de-embedding tools Adds precision to signal integrity
More informationMeasurement User Guide
N4906 91040 Measurement User Guide The Serial BERT offers several different kinds of advanced measurements for various purposes: DUT Output Timing/Jitter This type of measurement is used to measure the
More informationEmbest Emlink for ARM Cortex-M3. User Manual
Embest Emlink for ARM Cortex-M3 User Manual (Getting Started) Version: 1.09.7.06 1/8 Emlink for ARM Cortex-M3 --- High Speed USB Adapter work with Keil RealView MDK & IAR EWARM 250KBytes/s Emlink for ARM
More informationImplementing Audio IP in SDI II on Arria V Development Board
Implementing Audio IP in SDI II on Arria V Development Board AN-697 Subscribe This document describes a reference design that uses the Audio Embed, Audio Extract, Clocked Audio Input and Clocked Audio
More informationM1 OSCILLOSCOPE TOOLS
Calibrating a National Instruments 1 Digitizer System for use with M1 Oscilloscope Tools ASA Application Note 11-02 Introduction In ASA s experience of providing value-added functionality/software to oscilloscopes/digitizers
More informationAN1035: Timing Solutions for 12G-SDI
Digital Video technology is ever-evolving to provide higher quality, higher resolution video imagery for richer and more immersive viewing experiences. Ultra-HD/4K digital video systems have now become
More informationHow to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines
How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines An On-Chip Debugger/Analyzer (OCD) like isystem s ic5000 (Figure 1) acts as a link to the target hardware by
More informationUsing the XC9500/XL/XV JTAG Boundary Scan Interface
Application Note: XC95/XL/XV Family XAPP69 (v3.) December, 22 R Using the XC95/XL/XV JTAG Boundary Scan Interface Summary This application note explains the XC95 /XL/XV Boundary Scan interface and demonstrates
More informationIP LIVE PRODUCTION UNIT NXL-IP55
IP LIVE PRODUCTION UNIT NXL-IP55 OPERATION MANUAL 1st Edition (Revised 2) [English] Table of Contents Overview...3 Features... 3 Transmittable Signals... 3 Supported Networks... 3 System Configuration
More informationMatrox PowerStream Plus
Matrox PowerStream Plus User Guide 20246-301-0100 2016.12.01 Contents 1 About this user guide...5 1.1 Using this guide... 5 1.2 More information... 5 2 Matrox PowerStream Plus software...6 2.1 Before you
More informationPLASMA MONITOR (PT20 UVVis) USER GUIDE
Thin Film Measurement solution Software, sensors, custom development and integration PLASMA MONITOR (PT20 UVVis) USER GUIDE August 2012 Plasma monitor with VFT probe. INTRODUCTION Plasma Monitor includes
More informationComparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets
Comparison of NRZ, PR-2, and PR-4 signaling Presented by: Rob Brink Contributors: Pervez Aziz Qasim Chaudry Adam Healey Greg Sheets Scope and Purpose Operation over electrical backplanes at 10.3125Gb/s
More informationJESD204B IP Hardware Checkout Report with AD9250. Revision 0.5
JESD204B IP Hardware Checkout Report with AD9250 Revision 0.5 November 13, 2013 Table of Contents Revision History... 2 References... 2 1 Introduction... 3 2 Scope... 3 3 Result Key... 3 4 Hardware Setup...
More informationT1 Deframer. LogiCORE Facts. Features. Applications. General Description. Core Specifics
November 10, 2000 Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: support@xilinx.com URL: www.xilinx.com/ipcenter Features Supports T1-D4 and T1-ESF
More informationEEG A1452 SCTE-104 Inserter Frame Card
EEG A1452 SCTE-104 Inserter Frame Card Product Manual EEG Enterprises, Inc. 586 Main Street Farmingdale, New York 11735 TEL: (516) 293-7472 FAX: (516) 293-7417 Copyright EEG Enterprises, Inc. 2017 All
More information2G Video Wall Guide Just Add Power HD over IP Page1 2G VIDEO WALL GUIDE. Revised
2G Video Wall Guide Just Add Power HD over IP Page1 2G VIDEO WALL GUIDE Revised 2016-05-09 2G Video Wall Guide Just Add Power HD over IP Page2 Table of Contents Specifications... 4 Requirements for Setup...
More informationXJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...4 4. User Guide...4 4.1.
More informationTools to Debug Dead Boards
Tools to Debug Dead Boards Hardware Prototype Bring-up Ryan Jones Senior Application Engineer Corelis 1 Boundary-Scan Without Boundaries click to start the show Webinar Outline What is a Dead Board? Prototype
More informationVID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core Video overlays on 24-bit RGB or YCbCr 4:4:4 video Supports all video resolutions up to 2 16 x 2 16 pixels Supports any
More informationSignalTap Analysis in the Quartus II Software Version 2.0
SignalTap Analysis in the Quartus II Software Version 2.0 September 2002, ver. 2.1 Application Note 175 Introduction As design complexity for programmable logic devices (PLDs) increases, traditional methods
More informationSimulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)
Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk) IEEE 82.3ap Meeting Vancouver January, 25 Stephen D. Anderson Xilinx, Inc. stevea@xilinx.com Purpose Channels
More informationChapter 23 Dimmer monitoring
Chapter 23 Dimmer monitoring ETC consoles may be connected to ETC Sensor dimming systems via the ETCLink communication protocol. In this configuration, the console operates a dimmer monitoring system that
More informationMeeting Embedded Design Challenges with Mixed Signal Oscilloscopes
Meeting Embedded Design Challenges with Mixed Signal Oscilloscopes Introduction Embedded design and especially design work utilizing low speed serial signaling is one of the fastest growing areas of digital
More informationivw-fd133 Video Wall Controller MODEL: ivw-fd133 Video Wall Controller Supports 3 x 3 and 2 x 2 Video Wall Array User Manual Page i Rev. 1.
MODEL: ivw-fd133 Video Wall Controller Supports 3 x 3 and 2 x 2 Video Wall Array User Manual Rev. 1.01 Page i Copyright COPYRIGHT NOTICE The information in this document is subject to change without prior
More informationConfiguration Guide Comtech EF Data Satellite Modems
Configuration Guide Comtech EF Data Satellite Modems Written for RMOS 4.3 October 2010 About this Guide The purpose of this guide is to describe the procedures for installing and configuring Comtech EF
More informationOPERATING GUIDE. HIGHlite 660 series. High Brightness Digital Video Projector 16:9 widescreen display. Rev A June A
OPERATING GUIDE HIGHlite 660 series High Brightness Digital Video Projector 16:9 widescreen display 111-9714A Digital Projection HIGHlite 660 series CONTENTS Operating Guide CONTENTS About this Guide...
More informationFPGA Prototyping using Behavioral Synthesis for Improving Video Processing Algorithm and FHD TV SoC Design Masaru Takahashi
FPGA Prototyping using Behavioral Synthesis for Improving Video Processing Algorithm and FHD TV SoC Design Masaru Takahashi SoC Software Platform Division, Renesas Electronics Corporation January 28, 2011
More informationAPPLICATION NOTE 4254 PRBS Mode Setup for the MAX9257/MAX9258 Evaluation Kit
Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 4254 Keywords: PRBS, pseudo-random bit sequence, serializer, deserializer, eye diagram, ECU, bit error rate
More informationAltera JESD204B IP Core and ADI AD6676 Hardware Checkout Report
2015.11.02 Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report AN-753 Subscribe The Altera JESD204B IP Core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B
More informationivw-fd122 Video Wall Controller MODEL: ivw-fd122 Video Wall Controller Supports 2 x 2 Video Wall Array User Manual Page i Rev. 1.
MODEL: ivw-fd122 Video Wall Controller Supports 2 x 2 Video Wall Array User Manual Rev. 1.01 Page i Copyright COPYRIGHT NOTICE The information in this document is subject to change without prior notice
More information80SJNB Jitter, Noise, BER, and Serial Data Link Analysis (SDLA) Software Printable Application Help
xx ZZZ 80SJNB Jitter, Noise, BER, and Serial Data Link Analysis (SDLA) Software Printable Application Help *P077064104* 077-0641-04 ZZZ 80SJNB Jitter, Noise, BER, and Serial Data Link Analysis (SDLA)
More informationRF Mogul. Quick Start. Model: SDC1. Satellite Dish Controller
RF Mogul Satellite Dish Controller Model: SDC1 Quick Start 29 February 2012 Minimum required hardware to find a Satellite! This Quick Start document is for connecting and operating a General Dynamics C125M
More informationNanoCom ADS-B. Datasheet An ADS-B receiver for space applications
NanoCom ADS-B Datasheet An ADS-B receiver for space applications 1 Table of contents 1 TABLE OF CONTENTS... 2 2 CHANGELOG... 3 3 INTRODUCTION... 4 4 OVERVIEW... 4 4.1 HIGHLIGHTED FEATURES... 4 4.2 BLOCK
More informationAgilent Parallel Bit Error Ratio Tester. System Setup Examples
Agilent 81250 Parallel Bit Error Ratio Tester System Setup Examples S1 Important Notice This document contains propriety information that is protected by copyright. All rights are reserved. Neither the
More informationLogiCORE IP Video Timing Controller v3.0
LogiCORE IP Video Timing Controller v3.0 Product Guide Table of Contents Chapter 1: Overview Standards Compliance....................................................... 6 Feature Summary............................................................
More informationAPPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30
Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4312 Keywords: MAXQ1850, MAXQ1103, DS5250, DS5002, microcontroller, secure microcontroller, uc, DES, 3DES, RSA,
More informationINFORMATION TO USER CAUTION RISK OF ELECTRIC SHOCK, DO NOT OPEN
INFORMATION TO USER CAUTION RISK OF ELECTRIC SHOCK, DO NOT OPEN! CAUTION: TO REDUCE THE RISK OF ELECTRIC SHOCK, DO NOT REMOVE COVER (OR BACK). NO USER SERVICEABLE PARTS INSIDE. REFER SERVICING TO QUALIFIED
More informationSpecifications LED Display Video Controller VX4S
Specifications LED Display Video Controller VX4S Rev1.0.3 NS160110155 General The VX4S is a professional LED display controller. Besides the function of display control, it also features in powerful front
More informationTransmission of High-Speed Serial Signals Over Common Cable Media
August 00 Introduction Technical Note TN066 Designers are often faced with moving serial data from one location to another, over moderate distances, and in the most efficient manner. Transmitting large
More informationDatasheet SHF A Multi-Channel Error Analyzer
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax +49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 11104 A Multi-Channel
More informationXJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.
More informationXJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.
More informationHV-122-DCA DVB-T 2-Way Diversity Receiver Box Quick Installation Guide
HV-122-DCA DVB-T 2-Way Diversity Receiver Box Quick Installation Guide PACKAGE CONTENTS 4 FRONT PANEL VIEW 4 BACK PANEL VIEW 4 BOARD VIEW 5 IR REMOTE CONTROLLER-TYPE A 6 FILL BATTERY TO IR CONTROLLERS:
More informationC8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs
features 4 balanced AES inputs Input Sample Rate Converters (SRC) 4 balanced AES outputs Relay bypass for pairs of I/Os Relay wait time after power up Master mode (clock master for the frame) 25pin Sub-D,
More informationArria-V FPGA interface to DAC/ADC Demo
Arria-V FPGA interface to DAC/ADC Demo 1. Scope Demonstrate Arria-V FPGA on dev.kit communicates to TI High-Speed DAC and ADC Demonstrate signal path from DAC to ADC is operating as part of the signal
More informationProjector Management Application Version 7.00 Instruction Guide
Projector Management Application Version 7.00 Instruction Guide Contents 1 INTRODUCTION... 4 1.1 OUTLINE... 4 1.2 SYSTEM... 4 2 INSTALLATION... 5 2.1 SYSTEM REQUIREMENTS... 5 2.2 PROJECTOR MANAGEMENT APPLICATION
More informationSignal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics
Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics Sanjeev Gupta, Signal Integrity Applications Expert Colin Warwick, Signal Integrity Product Manager Agilent EEsof EDA XTalk1
More informationLow Cost Fault Detector Guided by Permanent Faults at the End of FPGAs Life Cycle Victor Manuel Gonçalves Martins
Universidade Federal de Santa Catarina Dept. de Automação e Sistemas, CTC Low Cost Fault Detector Guided by Permanent Faults at the End of FPGAs Life Cycle (Victor Martins, Frederico Ferlini, Djones Lettnin
More informationTECHNICAL MANUAL. Cheetah VIDEO MATRIX ROUTERS 3G VIDEO INPUT CARD WITH AUDIO DE-EMBEDDING AND 3G VIDEO OUTPUT CARD WITH AUDIO EMBEDDING
TECHNICAL MANUAL Cheetah VIDEO MATRIX ROUTERS 3G VIDEO INPUT CARD WITH AUDIO DE-EMBEDDING AND 3G VIDEO OUTPUT CARD WITH AUDIO EMBEDDING Publication: 81-9059-0658-0, Rev. A August, 2009 Thank You!! for
More informationNext Generation Ultra-High speed standards measurements of Optical and Electrical signals
Next Generation Ultra-High speed standards measurements of Optical and Electrical signals Apr. 2011, V 1.0, prz Agenda Speeds above 10 Gb/s: Transmitter and Receiver test setup Transmitter Test 1,2 : Interconnect,
More informationInstallation & Operational Manual
Radiant Communications Corporation 5001 Hadley Road South Plainfield NJ 07080 Tel (908) 757-7444 Fax (908) 757-8666 WWW.RCCFIBER.COM QRF5000M MDU ENCODER Installation & Operational Manual Rev.A2 1. Introduction
More informationAutomatic Projector Tilt Compensation System
Automatic Projector Tilt Compensation System Ganesh Ajjanagadde James Thomas Shantanu Jain October 30, 2014 1 Introduction Due to the advances in semiconductor technology, today s display projectors can
More informationVHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress
VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my
More informationAsynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input
9 - Metastability and Clock Recovery Asynchronous inputs We will consider a number of issues related to asynchronous inputs, multiple clock domains, clock synchronisation and clock distribution. Useful
More informationDebugging IDT S-RIO Gen2 Switches Using RapidFET JTAG
Titl Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Application Note March 29, 2012 About this Document This document discusses common problems that are encountered when debugging with a board that
More informationDesign and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)
ECE 574: Modeling and synthesis of digital systems using Verilog and VHDL Fall Semester 2017 Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and
More informationAN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices
AN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA JESD204B
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras. Final Design Report
ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras Group #4 Prof: Chow, Paul Student 1: Robert An Student 2: Kai Chun Chou Student 3: Mark Sikora April 10 th, 2015 Final
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationRadar Signal Processing Final Report Spring Semester 2017
Radar Signal Processing Final Report Spring Semester 2017 Full report report by Brian Larson Other team members, Grad Students: Mohit Kumar, Shashank Joshil Department of Electrical and Computer Engineering
More informationSV1C Personalized SerDes Tester
SV1C Personalized SerDes Tester Data Sheet SV1C Personalized SerDes Tester Data Sheet Revision: 1.0 2013-02-27 Revision Revision History Date 1.0 Document release Feb 27, 2013 The information in this
More informationGONBES Technology Co.,Ltd
USER S MANUAL Industrial LCD Monitor Model: GBS-8229 GONBES Technology Co.,Ltd OCT 2012 User s Manual 0 Copyright Notice and Disclaimer All rights reserved. No parts of this manual may be reproduced in
More informationSet-Top Box Video Quality Test Solution
Specification Set-Top Box Video Quality Test Solution An Integrated Test Solution for IPTV Set-Top Boxes (over DSL) In the highly competitive telecom market, providing a high-quality video service is crucial
More information80SJNB Jitter, Noise, BER, and Serial Data Link Analysis (SDLA) Software Printable Application Help
xx ZZZ 80SJNB Jitter, Noise, BER, and Serial Data Link Analysis (SDLA) Software Printable Application Help *P077064106* 077-0641-06 ZZZ 80SJNB Jitter, Noise, BER, and Serial Data Link Analysis (SDLA)
More informationPC/HDTV to PC/HDTV converter (CP-251F)
PC/HDTV to PC/HDTV converter (CP-251F) Operation Manual This Converter has been especially modified to also accept RGsB Sync on Green Operation Controls and Functions Front Panel 1. Reset/ and +- The and
More informationTutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board
Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Introduction This lab will be an introduction on how to use ChipScope for the verification of the designs done on
More informationAbhijeetKhandale. H R Bhagyalakshmi
Sobel Edge Detection Using FPGA AbhijeetKhandale M.Tech Student Dept. of ECE BMS College of Engineering, Bangalore INDIA abhijeet.khandale@gmail.com H R Bhagyalakshmi Associate professor Dept. of ECE BMS
More informationRack-Mount Receiver Analyzer 101
Rack-Mount Receiver Analyzer 101 A Decade s Worth of Innovation No part of this document may be circulated, quoted, or reproduced for distribution without prior written approval from Quasonix, Inc. Copyright
More information(Skip to step 11 if you are already familiar with connecting to the Tribot)
LEGO MINDSTORMS NXT Lab 5 Remember back in Lab 2 when the Tribot was commanded to drive in a specific pattern that had the shape of a bow tie? Specific commands were passed to the motors to command how
More informationUSB 3.1 ENGINEERING CHANGE NOTICE
Title: SSP System Jitter Budget Applied to: USB_3_1r1.0_07_31_2013 Brief description of the functional changes: Change to the 10Gbps system jitter budget. The change reduces the random jitter (RJ) budget
More information