Logic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1

Similar documents
Logic Symbols with Truth Tables

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

Logic. Andrew Mark Allen March 4, 2012

AN INTRODUCTION TO DIGITAL COMPUTER LOGIC

Logic Circuits. A gate is a circuit element that operates on a binary signal.

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Chapter 4: Table of Contents. Decoders

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

Principles of Computer Architecture. Appendix A: Digital Logic

Computer Architecture and Organization

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

DIGITAL CIRCUIT COMBINATORIAL LOGIC

EE292: Fundamentals of ECE

Chapter 3. Boolean Algebra and Digital Logic

VU Mobile Powered by S NO Group

EXPERIMENT #6 DIGITAL BASICS

Encoders and Decoders: Details and Design Issues

Digital Electronics. HIGH (H), or 1 LOW (L), or. +5V 0V HIGH (logic 1) discrete voltage levels

Chapter 9 MSI Logic Circuits

CS 61C: Great Ideas in Computer Architecture

Chapter 2. Digital Circuits

TYPICAL QUESTIONS & ANSWERS

Palestine Technical College. Engineering Professions Department. EEE Digital Logic Fundamentals. Experiment 2.

Computer Systems Architecture

COMP12111: Fundamentals of Computer Engineering

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Minnesota State College Southeast

PHYS 3322 Modern Laboratory Methods I Digital Devices

MODULE 3. Combinational & Sequential logic

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

For Teacher's Use Only Q Total No. Marks. Q No Q No Q No

gate symbols will appear in schematic Dierent of a circuit. Standard gate symbols have been diagram Figures 5-3 and 5-4 show standard shapes introduce

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

University of Pennsylvania Department of Electrical and Systems Engineering. Digital Design Laboratory. Lab8 Calculator

Logic Design IS1200, spring 2015 Review Slides

(Refer Slide Time: 1:45)

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

FUNCTIONS OF COMBINATIONAL LOGIC

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

Microcontrollers and Interfacing week 7 exercises

Page No.1. CS302 Digital Logic & Design_ Muhammad Ishfaq

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

North Shore Community College

[2 credit course- 3 hours per week]

Synchronous Digital Logic Systems. Review of Digital Logic. Philosophy. Combinational Logic. A Full Adder. Combinational Logic

Semester 6 DIGITAL ELECTRONICS- core subject -10 Credit-4

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

Analogue Versus Digital [5 M]

Data Sheet. Electronic displays

Light Emitting Diodes and Digital Circuits I

REPEAT EXAMINATIONS 2004 SOLUTIONS

EXPERIMENT 8 Medium Scale Integration (MSI) Logic Circuits

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

LogicBlocks Experiment Guide a learn.sparkfun.com

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Light Emitting Diodes and Digital Circuits I

DIGITAL ELECTRONICS & it0203 Semester 3

Contents Circuits... 1

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Combinational Logic Design

Step 1 - shaft decoder to generate clockwise/anticlockwise signals

IE1204 Digital Design. F11: Programmable Logic, VHDL for Sequential Circuits. Masoumeh (Azin) Ebrahimi

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Main Design Project. The Counter. Introduction. Macros. Procedure

REPEAT EXAMINATIONS 2002

Copyright 2011 by Enoch Hwang, Ph.D. and Global Specialties. All rights reserved. Printed in Taiwan.

EC6302-DIGITAL ELECTRONICS II YEAR /III SEMESTER ECE ACADEMIC YEAR

211: Computer Architecture Summer 2016

Explosive growth over years - now dominates applications, still growing

In this chapter, you will...

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

University of Illinois at Urbana-Champaign

Physics 323. Experiment # 10 - Digital Circuits

Introduction Actel Logic Modules Xilinx LCA Altera FLEX, Altera MAX Power Dissipation

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science SOLUTIONS

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Introduction to Sequential Circuits

PHY 351/651 LABORATORY 9 Digital Electronics The Basics

Digital. Digital. Revision: v0.19 Date: : / 76

Microprocessor Design

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Laboratory Objectives and outcomes for Digital Design Lab

ECE Lab 5. MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output

Software Engineering 2DA4. Slides 3: Optimized Implementation of Logic Functions

Chapter 11 State Machine Design

D U I S B U R G E S S E N

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Digital Circuits I and II Nov. 17, 1999

Come and join us at WebLyceum

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

March 13, :36 vra80334_appe Sheet number 1 Page number 893 black. appendix. Commercial Devices

Application Note. Serial Line Coding Converters AN-CM-264

LED BASED SNAKE GAME

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

Transcription:

Slide Logic Symbols with Truth Tables UFFER INVERTER ND NND OR NOR XOR XNOR 6.7 Digital Logic Digital logic can be described in terms of standard logic symbols and their corresponding truth tables. The electronics companies have made transistor based chips that carry out the function of each of these. The horizontal lines represent inputs or outputs (in the examples above read from left to right). The small circles at the outputs on the right correspond to an inverter (performs a logical NOT operation to the output).

Slide 2 oolean lgebra ND = = = = OR + = + = + = + = XOR = = = = NOT If =, then = If =, then = 6.7 Digital Logic 2 The action of logic circuits can be understood in terms of oolean logic. We will typically use three elements of this. First you should recall that in our short hand notation is FLSE and is TRUE. The ND operation is indicated by a dot (which is often left out), and the logical table above looks familiar. The OR operation is indicated by a + sign, and the set of outcomes is mostly familiar, but notice that TRUE or TRUE is TRUE. The NOT operation is simply and inversion and is indicated by a bar over the state. We will also have occasional need for the EXLUSIVE OR gate which is similar to the OR but is indicated by a + with a circle around it and TRUE EXLUSIVE OR TRUE is FLSE.

Slide 3 Logic Gates & oolean Expressions = =+ = = =+ = = =++ = = =++ 6.7 Digital Logic 3 We can rewrite the logic gate in terms of oolean algebra. Notice that the ND and OR gates can be extended to beyond two inputs, in fact they can have any number.

Slide 4 Table of Logic Identities ) + = + 2) = 3) +(+) = (+)+ 4) () = () 5) (+) = + 6) (+)(+D) = +D++D 7) = 8) = 9) = ) = ) + = 2) + = 3) + = 4) = 5) = 6) + = 7) = 8) + = 9) = + 2) + = + 2) + = + 22) =+=(+) 23) = + 6.7 Digital Logic 4 oolean algebra is simple once you are used to it but takes some getting to know. The above sets of identities are straightforward to show. The first column you probably know (if you say them out in terms of TRUE and FLSE) and second column entries can be figured out and do not need to be memorized.

Slide 5 DeMorgan s Theorem (X+) = X Not of the quantity, X OR is equal to NOT X ND NOT X = X X X+ X+ X X X ompress to 6.7 Digital Logic 5 = DeMorgan s theorem is probably the most important of the identities that are not immediately known. Here we show that it is true. Notice that DeMorgan s theorem make concrete the concept that there are many ways of achieving the same truth table. In fact we will demonstrate latter that all logic can be created with NND gates alone (though this is usually not the most convenient method). lso note that the bubble inverting the input or output of a device can take the place of an inverter.

Slide 6 DeMorgan s Theorem 2 second version is or X X = X + = = X 6.7 Digital Logic 6 nother versions of DeMorgan s theorem, this time taking a ND type circuit to an OR. Since all logic could be created with NNDs and NNDs can be mapped into NORs then all logic could also be constructed solely out of NORs.

Slide 7 Problem: onvince yourself that 6.7 Digital Logic 7 Write out the truth table of this and convince yourself that you can not simply invert all inputs and outputs and have the same action.

Slide 8 ubble Pushing DeMorgan s Theorm says or Note: as we quoted DeMorgan s Theorm, it said = + Now we add a NOT to each output: or 6.7 Digital Logic 8 Now we look at a much more general statement of De Morgan s theorem.

Slide 9 ubble Pushing 2.) change ND to OR or OR to ND. 2.) invert all inputs and outputs. 6.7 Digital Logic 9 This does not sound as elegant or mathematical as DeMorgan s theorem, but it covers a much broader set of examples.

Slide Generalized DeMorgan s Theorem = + + + + = 6.7 Digital Logic The entire thing can be generalized to any number of inputs and always keeps the same structure.

Slide Logic Gate NOT NND equivalent circuits NND Equivalent = ND = NND OR =+ 6.7 Digital Logic s we said, all logic can be written in terms of NNDs and here are some examples. Notice that in some cases the two inputs of the NND are tied together to make an inverter.

Slide 2 Logic Gate NND equivalent circuits 2 NND Equivalent NOR =+ + XOR XNOR 6.7 Digital Logic 2

Slide 3 Using an ND as an enable gate: lock lock Enablers f clk =MHz, T clk =µs clock µs 2 3 4 5 6 7 8 out Input enable enable disable input enable Using an OR as an enable gate: lock f clk =MHz, T clk =µs out clock 2 3 4 4µs µs 2 3 4 5 6 7 8 out Input enable input enable out 4 5 3µs 6.7 Digital Logic 3 One of the many uses of digital logic is to enable a signal to be transmitted. In this case the clock is the signal and the ND or OR acts to control if it is transmitted. Notice the different actions and the output states when the device is disabled.

Slide 4 ND-OR-INVERT Gates Logic circuit for POS expression: D X = (+)(+D) X Logic circuit for SOP expression: D D X = +D++D X 6.7 Digital Logic 4 ou can directly build digital circuits from oolean logic. Two two circuits are the same, the left written as a product of sums and the right as a sum of products. There are also approaches to simplifying a network (including software packages).

Slide 5 Switch or { select 6.7 Digital Logic 5 This shows the simple action of a multiplexer, it takes two inputs and switches the output between them.

22a 6-9 Go to the manufacturer s web site to obtain a datasheet of their product. Please follow these steps:. Go to the web site for Fairchild Semiconductor: http://www.fairchildsemi.com/ 2. View the conditions of use for the web site by following the link on the home page called Site Terms & onditions, or by following this link: http://www.fairchildsemi.com/legal/index.html 3. Return to the home page. 4. In the search box, enter the product number DM74LS57 or DM74LS58 into the search box, select Product Folders and Datasheets and click go. ou want the datasheet for Quad 2-Line to -Line Data Selectors/Multiplexers. 5. ou will be presented with several options (download PDF, email for example). Select how you would like to receive this datasheet.

Slide 2 Multiplexer S S D 2 3 4 output S S transmitted input D 6.7 Digital Logic 2 The multiplexer can be expanded to many more lines. Notice that in this case each ND gate has been expanded to three inputs so that the full coding can appear at each. We would need to add one more input to each ND for every power of two increase in the number of inputs. How do you build the same circuit using the NDs only as enables?

Slide 2 Demultiplexer S S data select D E input data S S input routed to: D Disabled output are held on HIGH 6.7 Digital Logic 2 Of course the opposite action can also be implemented. signal to one of many lines. demultiplexer sends one

Slide 22 D to 7-Segment Decoder (LED) RI RO LT 2 3 +5V +V 7447 a b c d e f g ommon-anode LED display a b c d e f g dp dp +5V 6.7 Digital Logic 22 nother complex chip, in this case designed to control an LED numeric display.

22a 23-26 Go to the manufacturer s web site to obtain a datasheet of their product. Please follow these steps:. Go to the web site for Fairchild Semiconductor: http://www.fairchildsemi.com/ 2. View the conditions of use for the web site by following the link on the home page called Site Terms & onditions, or by following this link: http://www.fairchildsemi.com/legal/index.html 3. Return to the home page. 4. In the search box, enter the product number DM7446 or DM7447 into the search box, select Product Folders and Datasheets and click go. ou want the datasheet for D to 7-Segment Decoders/Drivers. 5. ou will be presented with several options (download PDF, email for example). Select how you would like to receive this datasheet.