Digital Circuits. Innovation Fellows Program

Similar documents
Digital Circuits Part 1 Logic Gates

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Physics 323. Experiment # 10 - Digital Circuits

EXPERIMENT #6 DIGITAL BASICS

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

[2 credit course- 3 hours per week]

WINTER 15 EXAMINATION Model Answer

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Computer Systems Architecture

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Digital Electronic Circuits and Systems

WINTER 14 EXAMINATION

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Digital Circuits I and II Nov. 17, 1999

Notes on Digital Circuits

Notes on Digital Circuits

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

TYPICAL QUESTIONS & ANSWERS

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

Digital Principles and Design

MSCI 222C Fall 2018 Introduction to Electronics

Music Electronics Finally DeMorgan's Theorem establishes two very important simplifications 3 : Multiplexers

Light Emitting Diodes and Digital Circuits I

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

Light Emitting Diodes and Digital Circuits I

ME 515 Mechatronics. Introduction to Digital Electronics

16 Stage Bi-Directional LED Sequencer

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

Light Emitting Diodes and Digital Circuits I

MSCI 222C Class Readings Schedule. MSCI 222C - Electronics 11/27/18. Copyright 2018 C.P.Rubenstein Class Seating Chart Mondays

MSCI 222C Fall 2018 Introduction to Electronics

Sequential Logic Basics

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

Decade Counters Mod-5 counter: Decade Counter:

'if it was so, it might be; and if it were so, it would be: but as it isn't, it ain't. That's logic'

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Introduction to Microprocessor & Digital Logic

Texas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis

EECS150 - Digital Design Lecture 2 - CMOS

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Chapter 5 Flip-Flops and Related Devices

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

EE Chip list. Page 1

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

University of Illinois at Urbana-Champaign

Helping Material of CS302

G. D. Bishop, Electronics II. G. D. Bishop, Electronics III. John G. Ellis, and Norman J. Riches, Safety and Laboratory Practice

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Logic. Andrew Mark Allen March 4, 2012

Chapter 9 MSI Logic Circuits

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

Chapter 3: Sequential Logic Systems

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Explosive growth over years - now dominates applications, still growing

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

PHYS 3322 Modern Laboratory Methods I Digital Devices

Chapter 2. Digital Circuits

LORDS INSTITUTE OF ENGINEERING & TECHNOLOGY

PHY 351/651 LABORATORY 9 Digital Electronics The Basics

An Introduction to Digital Logic

SIGNETICS INTEGRATED CIRCUITS Low Power Schottky TTL 54LS00-74LS00 Series. Supply Current/typmA Delay/typns Quad 2-Input NAND Gate 54LS00/C,D

Experimental Study to Show the Effect of Bouncing On Digital Systems

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

successive approximation register (SAR) Q digital estimate

CS302 Glossary. address : The location of a given storage cell or group of cells in a memory; a unique memory location containing one byte.

Spring 2011 Microprocessors B Course Project (30% of your course Grade)

Introduction to Digital Electronics

Logic Circuits. A gate is a circuit element that operates on a binary signal.

Microprocessor Design

CCE RR REVISED & UN-REVISED KARNATAKA SECONDARY EDUCATION EXAMINATION BOARD, MALLESWARAM, BANGALORE G È.G È.G È..

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

PLTW Engineering Digital Electronics Course Outline

Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C

Digital Circuits 4: Sequential Circuits

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Digital Electronics Course Outline

Data Sheet. Electronic displays

LAB #4 SEQUENTIAL LOGIC CIRCUIT

Laboratory Objectives and outcomes for Digital Design Lab

EE 367 Lab Part 1: Sequential Logic

Engineering College. Electrical Engineering Department. Digital Electronics Lab

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Principles of Computer Architecture. Appendix A: Digital Logic

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Topics of Discussion

Transcription:

Innovation Fellows Program Digital Circuits, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota

Topics Digital Electronics TTL and CMOS Logic National Instrument s Multisim (SPICE) and Ultiboard Software Prototyping with Breadboards Boolean Logic CMOS and TTL IC Packaging and Pinouts Various Devices and Circuits Schmitt triggers Contact debouncing Simulation and elimination of noise; voltage summing Leading edge detection Counters and 7-segment display Drivers for LEDs, lamps and relays Ad and DA Converters

Dawn of the Digital Age Slide Rule - 17 th Century to ~1973 7027 Home Computer 1969 (Steven Saliterman) Intel 8080 Microprocessor 1974 Altair 8800 - First Commercial Personal Computer 1975 (Ed Roberts)

Microelectronics Revolution Triode tube 1915 (Langmuir) Point-contact transistor 1947, Bell Labs (Brattain and Bardeen). Junction transistor 1948 (Shockley), IC 1958 (Kibly and Noyce), & Intel Pentium Microprocessor 10 8 Transistors!

From Molten Silicon to IC Chips Molten silicon - Czochralski puller technique Silicon wafer diced into integrated circuits (DIP and SMD). Single crystal silicon boule

Digital Logic IC Families TTL - Transistor-Transistor Logic Versions Standard, high speed, low power and Schottky - e.g. 74LS00 series ECL - Emitter Coupled Logic CMOS - Complementary Metal Oxide Semiconductor Logic e.g. 4000B and 74HC00 series.

TTL Logic Positive logic 1 is positive (high) and 0 is ground or below 0.8 volt (low). The outputs can directly drive up to ten other TTL logic inputs (fanout of ten). However, only one input is allowed (fan-in of one). Buffers have a fan-out of ~30. 5 VDC power supply typical. Unconnected inputs tend to pull themselves up to a positive value. Current sinking logic. The output-low state is capable of sinking 16 ma. The output-high state is above 2.4 volts, typically around 3.3 volts below the supply voltage. Require a despiking capacitor (0.1 to.01µf) every 1 to 4 ICs (if separated by no more than 3 ) to eliminate spikes caused by internal transistor switching.

CMOS Logic Low cost. Inputs are open circuits and easy to drive. Almost no power supply current needed except during input logic changes. Logic changes half-way up the power supply voltage, giving good noise immunity (at least better than TTL). Wide range of power supply voltages, from 3 to 15 Vdc The unloaded output logic swings the full range of the power supply. CMOS circuits create little noise of their own. CMOS circuits pass along less noise.

Design with NI Multisim

CMOS Packages & Pins Lancaster, D. and Berlin, H.M. CMOS Cookbook. H.W. Sams, Indianapolis, IN (1988)

Inverter 74HC04 Notice the output is inverse to the input. Input High Low Output Low High

Available Logic Gates in the 74HC04 Lancaster, D. and Berlin, H.M. CMOS Cookbook. H.W. Sams, Indianapolis, IN (1988)

NAND 74HC00 Input 1 Input 2 Output 0 0 1 1 0 1 0 1 1 1 1 0 If either or both inputs are low the output will be high.

Available Logic Gates in the 74HC00 In addition to this NAND gate, there are many different types and combinations of Boolean logic gates to select from. These include AND, OR, NOR, Exclusive OR & NOR and others. Lancaster, D. and Berlin, H.M. CMOS Cookbook. H.W. Sams, Indianapolis, IN (1988)

Flip-Flop 74HC74 QQ QQ Notice the divide by 2 of frequency. The information presented to the D input goes on to the QQ output whenever the clock input changes from a low to a high level. If D is high, on clocking, QQ goes high and QQ goes low. If D is low, on clocking, QQ goes low and QQ goes high.

4 Bit Binary Counter with Buffer Drivers Place 2 3 =8 2 2 =4 2 1 =2 2 0 =1

Available Logic Gates in the 74HC74 In addition to this D-Flip-Flop, there are also JK Flip-Flops Lancaster, D. and Berlin, H.M. CMOS Cookbook. H.W. Sams, Indianapolis, IN (1988)

Counter on Breadboard

Tri-State Logic 74HC126

Available Logic Gates in the 74HC126 Lancaster, D. and Berlin, H.M. CMOS Cookbook. H.W. Sams, Indianapolis, IN (1988)

Schmitt Trigger 74C14

Switch Contact Noise Thresholds are ~ 1.35 V for Low and 3.15 V for High Mechanical contact noise can cause multiple pulses to occur the first 100 µs or so. In this example, three pulses would be generated.

Contact Debouncer Schmitt Trigger Output Input Switch Off & On

Creating Noise with Voltage Summing Voltage Summing Voltage Inverter

Noise Eliminator Schmitt Trigger 4093B Summer Input Output Voltage Follower

Leading Edge Detector Schmitt Trigger Debounced button pushes Single pulse with each positive edge

Available Logic Gates in the 74HC14 & 4093B Lancaster, D. and Berlin, H.M. CMOS Cookbook. H.W. Sams, Indianapolis, IN (1988)

One-and-only One Synchronized Pulse Clock Button Output is a synchronized pulse with the clock, while the button push is not.

Driving LEDs 4049B Current sourcing. Current sinking. RR 1 oooo 2 = VV FF II FF The 4049 Inverter- Buffer can source or sink sufficient current to light the LED directly. For other CMOS logic you need to have a transistor. Push Button Debounce Certain devices, like counters, may have built in LED drivers.

Available Logic Gates in the 4049B Lancaster, D. and Berlin, H.M. CMOS Cookbook. H.W. Sams, Indianapolis, IN (1988)

Decade Stepper 4017B

Available Logic Gates in the 4017B In addition to this divide-by -10 counter, there are many other types, some with multiple stages; different bases decade, binary, and octal; directions - up-down; and ripple vs. synchronous. Lancaster, D. and Berlin, H.M. CMOS Cookbook. H.W. Sams, Indianapolis, IN (1988)

Decade Counter 4518B & 4511B A 7-segment common cathode display: Display current limiting resistors 7-segment latch & drivers Dual synchronous divide by ten counter

Available Logic Gates in the 4518B & 4511B Lancaster, D. and Berlin, H.M. CMOS Cookbook. H.W. Sams, Indianapolis, IN (1988)

Lamp Driver with Transistor Lamp is rated 5 V and power of 200 mw. Required current: PPPPPPPPPP WW = II 2 RR = VVVV II = PPPPPPPPPP WW 200 mmmm = = 40 mmmm VV The 2N2222 is a general purpose medium power amplifier and switch, for I C of up to 500 ma (max. 1 A). 5

MOSFET Relay Driver with Transient Suppression MOSFET is a transconductance device (base current is negligible, base voltage controls collector current). The MOSFET allows for higher collector current than the BJT.

Analog to Digital Converters Analog to Digital Converters (ADC) Convert an analog signal such as voltage, into a digital signal. Resolution is the number of discrete values the converter can produce over the range of the analog signal. For example, an 8-bit encoder can decode an analog value to 2 8, or 256 different values. Sampling rate is subject to the Nyquist-Shannon sampling theorem. In simple terms, you must sample minimally at a rate twice that of the frequency in order to reproduce the original analog signal.

Digital to Analog Converters Digital to Analog Converters (DAC) Convert digital data into an analog signal, such as voltage or current. Commonly used to reproduce music from CD to amplifiers, speakers and headphones. The Arduino pins can be configured for ADC and DAC. Dedicated ADC/DAC chips are available from a number of manufacturers.

Summary Digital Electronics TTL and CMOS Logic Designing with NI Multisim (SPICE) and Ultiboard Software Prototyping with Breadboards Boolean Logic CMOS and TTL IC Packaging and Pinouts Various Devices and Circuits Schmitt triggers Contact debouncing Simulation and elimination of noise; voltage summing Leading edge detection Counters and 7-segment display Drivers for LEDs, lamps and relays AD and DA Converters