a) (A+B) (C+D) b) AB+CD c) AC+BD d) (A+D) (B+C)

Similar documents
Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).


R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

1. Convert the decimal number to binary, octal, and hexadecimal.

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

WINTER 15 EXAMINATION Model Answer

[2 credit course- 3 hours per week]

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

Microprocessor Design

PURBANCHAL UNIVERSITY

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

Subject : EE6301 DIGITAL LOGIC CIRCUITS

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

RS flip-flop using NOR gate

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Logic. Andrew Mark Allen March 4, 2012

1.b. Realize a 5-input NOR function using 2-input NOR gates only.

WINTER 14 EXAMINATION

Final Examination (Open Katz, Calculators OK, 3 hours)

St. MARTIN S ENGINEERING COLLEGE

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

MODULE 3. Combinational & Sequential logic

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

AIM: To study and verify the truth table of logic gates

SEMESTER ONE EXAMINATIONS 2002

Logic Design Viva Question Bank Compiled By Channveer Patil

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

TYPICAL QUESTIONS & ANSWERS

CHAPTER1: Digital Logic Circuits

S.K.P. Engineering College, Tiruvannamalai UNIT I


CHAPTER 4: Logic Circuits

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

Code No: A R09 Set No. 2

Analogue Versus Digital [5 M]


Department of Computer Science and Engineering Question Bank- Even Semester:

EE292: Fundamentals of ECE

Minnesota State College Southeast

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

RS flip-flop using NOR gate

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

Laboratory Objectives and outcomes for Digital Design Lab

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Chapter 5: Synchronous Sequential Logic

Sequential Logic Circuits

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Digital Principles and Design

Lecture 11: Synchronous Sequential Logic

Question Bank. Unit 1. Digital Principles, Digital Logic

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

CHAPTER 4: Logic Circuits

Final Exam review: chapter 4 and 5. Supplement 3 and 4

EECS 270 Final Exam Spring 2012

SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi

Computer Architecture and Organization

Chapter. Synchronous Sequential Circuits

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

THE KENYA POLYTECHNIC

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

Chapter 5 Synchronous Sequential Logic

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Counter dan Register

Experiment 8 Introduction to Latches and Flip-Flops and registers

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Chapter 2. Digital Circuits

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Unit 11. Latches and Flip-Flops

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

North Shore Community College

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Using minterms, m-notation / decimal notation Sum = Cout = Using maxterms, M-notation Sum = Cout =

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

Digital Fundamentals: A Systems Approach

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

REPEAT EXAMINATIONS 2002

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

DHANALAKSHMI SRINIVASAN INSTITUTE OF RESEARCH AND TECHNOLOGY CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN. I Year/ II Sem PART-A TWO MARKS UNIT-I

CHAPTER 6 COUNTERS & REGISTERS

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

Transcription:

1. Implement XNOR gate using NAND. 2. The output of the following circuit is a) (A+B) (C+D) b) AB+CD c) AC+BD d) (A+D) (B+C) 3. Which of the following memory element can have possible race condition. a) Transparent latch b) RS latch c) JK flip flop d) All of the above 4. Design a circuit which gives the output as multiply by 4 without using any gates? 5. Convert JK flip-flop to D flip-flop? 2

6. Design a mealy FSM (Finite State Machine ) to detect a sequence 101(over lapping)? 7. In a serial IO system, the rate at which the bits are transmitted is known as 8. What is the difference between RAM and FIFO? 9. What is RACE AROUND problem? How can you rectify it? 10. Design D-FF into divide by 2 counter. 11. (23) 10 = (212) x find x 12. A four stage twisted- ring counter will develop how many unique outputs before repeating 3

13. Implement xor gate using mux only 14. When a clock frequency of 125Khz inputs a six stage asynchronous counter the output frequency of a flip flop #3 is? Ans : 15. What is dynamic timing analysis? 16. Gray code for (97) 10? 17. Differentiate between CPLD and FPGA? 18. Prove that AB+BC+A C = AB +A C 4

19. Design 4 bit gray to binary code converter? 20. Abbreviate a) MOSFET : b) LFSR : c) TTL : d) RTL : e) ASIC : 21. Before applying first clock pulse Q2Q1Q0 = 000 how many clock pulses requires to get the same output at Q2Q1Q0.. 22. What is difference between latch and a flip-flop? 23. How to implement a master slave flip-flop using a 2:1 mux? 5

24. Design a circuit for the below wave-forms 25. Build a 4:1 multiplexer using 2:1 multiplexer only. 26. Simplify the below Boolean expressions (a) (AD (C+BD)+A D )C b) AB+B C+AC 6

27. Implement ABCD using 2 input NAND gates? 28. The binary subtraction of decimal 28 from 86 will produce how may borrow bits? 29. What is the output for the realized circuit shown below? 30. Draw the CMOS-inverter. 31. SIX s complement of the number 54321 is:. 32. Write the truth table and design the full subtractor? 7

33. The circuit shown works as a. 34. Draw state diagram for D Flip-flop? 35. Draw the truth table for equivalence gate and check its duality equals to which gate? APTITUDE 36. The sum of a number and the number preceding it is 33. By how much is two less than six times the number? a) 196 b) 94 c) 90 d) 100 37. If the length and breadth of a room are increased by y feet each, the perimeter increases by 16 feet. Find y a) 8 b) 2 c) 6 d) 4 8

38. One-fourth of a number is greater than one-fifth of the number succeeding it by 1. Find the number. a) 24 b) 42 c) 36 d) 48 39. An oil cylinder was 3/4th full. When two bottles of oil is poured into it, it is 4/5th full. How many bottles of oil can the full cylinder hold? a) 20 b) 15 c) 40 d) 30 40. The ratio of present age of A and B is 4:3. A will be 26yrs old in 6yrs from now. How old is B now? a) 15yrs b) 20yrs c) 25yrs d) 10yrs 41. A profit of Rs. 500 is divided between X and Y in the ratio of ½ : 1 /3.What is the difference between their profit shares? a) Rs. 200 b) Rs. 100 c) Rs. 300 d) Rs. 50 42. the sum of the present ages of A, B, C is 45 yrs. Three years ago their ages were in the ratio 1:2:3. What is the present age of A a) 10yrs b) 6yrs c) 8yrs d) 9yrs 43. If the denominator of a fraction is increased by 4, then the fraction becomes 5/8. If the numerator is 11 less than the denominator, find the numerator. a) 25 b) 20 c) 30 d) 35 44. 15-mangoes and 7-apples cost as much as 10-mangoes and 9-apples. What is the ratio of cost of one mango to cost of one apple? a) 2:5 b) 5:2 c) 3:4 d) Cannot be determined 45. A person sold his watch for 96 $ and got some percentage of profit which was numerically equal to the cost price. What is the cost price of the watch a) 50 $ b) 54 $ c) 60 $ d) 80 $ 46. Tap A can fill an empty tank in 6-hours and Tap B can empty the full tank in 8-hours. If the tank is empty when tap A is opened at 9:00 am and tap B is opened at 11:00 am, then at what time is the tank filled? a) 6:00pm b) 3:00 am c) 3:00pm d) 6:00am 47. 20 men can plant 50 saplings in 8-hours. In how many hours can 15men plant 80 saplings? a) 17 1 /25 b) 12 7 /11 c) 20 d) None of these 48. A man can row at 6 km/h in still water and at 4 km/h upstream. How long will the man take to go to a place 1 km downstream and return? a) 36 min b) 24 min c) 12 min d) 18min 49. Some telegraph poles are placed 20 m apart. How many poles will a train pass in 3-hours at 60km/h? a) 1200 b) 2500 c) 4000 d) 9000 50. A hollow rectangular metal box of outer dimensions 30cmx24cmx18cm and of thickness 3cm is melted to form a solid cube. What is the measure of side of the cube (in cm)? a) 36 36 b) 6 c) 18 3 36 d) 6 3 36 9