EXPERIMENT #6 DIGITAL BASICS

Similar documents
Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

Logic Circuits. A gate is a circuit element that operates on a binary signal.

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

DIGITAL CIRCUIT COMBINATORIAL LOGIC

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

University of Illinois at Urbana-Champaign

Physics 323. Experiment # 10 - Digital Circuits

EECS150 - Digital Design Lecture 2 - CMOS

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

EE 367 Lab Part 1: Sequential Logic

Digital Circuits I and II Nov. 17, 1999

Logic. Andrew Mark Allen March 4, 2012

NEW MEXICO STATE UNIVERSITY Electrical and Computer Engineering Department. EE162 Digital Circuit Design Fall Lab 5: Latches & Flip-Flops

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Notes on Digital Circuits

COMP2611: Computer Organization. Introduction to Digital Logic

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Notes on Digital Circuits

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

[2 credit course- 3 hours per week]

PHY 351/651 LABORATORY 9 Digital Electronics The Basics

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Digital Circuits 4: Sequential Circuits

Digital Circuits. Innovation Fellows Program

Experiment # 4 Counters and Logic Analyzer

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

Introduction to Digital Electronics

WINTER 15 EXAMINATION Model Answer

Light Emitting Diodes and Digital Circuits I

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

Light Emitting Diodes and Digital Circuits I

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Computer Systems Architecture

ME 515 Mechatronics. Introduction to Digital Electronics

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Figure 7.8 Circuit Schematic with Switches, Logic Gate, and Flip-flop

Asynchronous (Ripple) Counters

Assignment 2b. ASSIGNMENT 2b. due at the start of class, Wednesday Sept 25.

Sequential Logic Basics

Digital Circuits Part 1 Logic Gates

2 The Essentials of Binary Arithmetic

AIM: To study and verify the truth table of logic gates

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

MSCI 222C Class Readings Schedule. MSCI 222C - Electronics 11/27/18. Copyright 2018 C.P.Rubenstein Class Seating Chart Mondays

Laboratory 8. Digital Circuits - Counter and LED Display

MSCI 222C Fall 2018 Introduction to Electronics

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Light Emitting Diodes and Digital Circuits I

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2006

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

ECE 2274 Pre-Lab for Experiment Timer Chip

Exercise 2: D-Type Flip-Flop

Laboratory Objectives and outcomes for Digital Design Lab

AN INTRODUCTION TO DIGITAL COMPUTER LOGIC

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Microcontrollers and Interfacing week 7 exercises

Sequential Logic and Clocked Circuits

LATCHES & FLIP-FLOP. Chapter 7

A Combined Combinational-Sequential System

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Physics 120 Lab 10 (2018): Flip-flops and Registers

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

ASYNCHRONOUS COUNTER CIRCUITS

Laboratory Sequence Circuits

Build A Video Switcher

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

RS flip-flop using NOR gate

Topic D-type Flip-flops. Draw a timing diagram to illustrate the significance of edge

CSE 352 Laboratory Assignment 3

Lecture 8: Sequential Logic

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

MSCI 222C Fall 2018 Introduction to Electronics

Laboratory Sequential Circuits

LAB #4 SEQUENTIAL LOGIC CIRCUIT

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

EET 1131 Lab #10 Latches and Flip-Flops

Latches, Flip-Flops, and Registers. Dr. Ouiem Bchir

Computer Architecture and Organization

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Counter dan Register

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

Copyright 2011 by Enoch Hwang, Ph.D. and Global Specialties. All rights reserved. Printed in Taiwan.

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

Scanned and edited by Michael Holley Nov 28, 2004 Southwest Technical Products Corporation Document Circa 1976

Reaction Game Kit MitchElectronics 2019

Part IA Computer Science Tripos. Hardware Practical Classes

Transcription:

EXPERIMENT #6 DIGITL SICS Digital electronics is based on the binary number system. Instead of having signals which can vary continuously as in analog circuits, digital signals are characterized by only two voltage levels, typically either 0 volts or +5 volts. The 0 volt level (Lo) represents the binary 0 or logic false and the +5 volt level (Hi) represents the binary 1 or logic true. The simplest digital circuit is the inverter. This device converts a binary 0 1 and a binary 1 0. The function of this device is best illustrated in the following truth table. The inversion of a signal is often represented by. Thus in the truth table for the inverter, = IN. INVERTER IN IN 0 1 1 0 The function of all digital circuits can be completely described by appropriate truth tables. These devices as well as the additional units described below are provided as Integrated Circuits (IC), packages which usually contain more than one such device. The IC's which you will use in this experiment are called silicon-gate CMOS FET s (Complementary Metal Oxide Semiconductor Field Effect Transistor), and are members of the MC54/74 series. For example, the MC54/74HC14 data sheet supplied in the appendices at the end of this lab manual shows that this particular IC contains six inverters. The pin connections for each are also shown. In addition to the signal connections, all of the IC's must be connected to both ground and a +5V power supply. 1

nother digital circuit frequently encountered is the ND gate. This device typically has two inputs (but often more) and one output whose value is the logical ND of its two inputs. For this reason, such circuits are also called logic gates. The ND function is described in terms of the following truth table. In terms of logic symbols, =. ND Gate 0 0 0 0 1 0 1 0 0 1 1 1 Still another basic logic device is the OR gate whose output is the logical OR of its inputs. Thus, = +. OR Gate 0 0 0 0 1 1 1 0 1 1 1 1 The industry standard for ND and OR gates, however, is the inverting form referred to as NND and NOR gates respectively. The meaning of the first N is Not. Thus, a NND gate performs the Not ND function. The small circles in the relevant schematics indicate that the signals at those points are inverted, that is a 1 is transformed into a 0, and vice-versa, as demonstrated in the truth tables shown for these devices. The reason that these are the industry standard is that all other digital devices can be constructed from either the basic NND or NOR gates. 2

0 0 1 NND Gate 0 1 1 1 0 1 1 1 0 + NOR Gate 0 0 1 0 1 0 1 0 0 1 1 0 In addition to the inverter, you are also supplied with an IC containing four 2-input NND gates, the MC54/74HC00. CUTION: The CMOS FET s you will be using are very sensitive to static discharges. Thus care must be exercised to prevent the FET s from being exposed to charge build-up, for example by rubbing against clothing. Even electrostatic charge on the body can cause damage, so to be safe, you should, after you have walked over to your bench, first touch some grounded metal (the chassis of the scope, for example) before touching the IC s. dditional useful precautions: eware of plastic. Do not place any CMOS device on plastic surfaces. Nylon is another No-No. ll low impedance equipment (pulse generators, etc.) should be connected to CMOS inputs only after the CMOS device has been powered up. Similarly, this type of equipment should be disconnected before power is turned off the CMOS devices. Make sure the power is off the breadboard, before inserting or removing CMOS devices from the breadboard, or doing any wiring or connecting of components. 3

EXPERIMENT WITH LOGIC GTES: Use the bread board : the IC s and jumper wires. First connect the +5V (V CC ) and ground (GND) connections to the IC. Then connect the output signals to the NC connectors on the breadboard for subsequent feeding to the oscilloscope or DMM s. The IC input signals can be connected to the fixed supply voltages, where appropriate, or, where Hi to Lo (or vice-versa) transitions are desired, the inputs should be connected to the appropriate push-button situated on the lower left edge of the breadboard. Pushing the button changes the voltage level in the sense indicated on the diagram next to the button. ) Verify the truth table for one of the gates available in the laboratory. ) Design and assemble an OR gate using only NND gates. (Note that a NND gate can provide inverter operation by connecting both inputs together). To facilitate the design, use de Morgan s theorem: + =. Draw a diagram for the circuit and verify your results by constructing the truth tables for the circuits so obtained. 4

Flip-Flop or Latch The elements you have studied so far, gates and inverters, may be used to carry out logic operations, but they exhibit no memory capability; that is, their output states depend only on the instantaneous values of their inputs. Computers require such elements to carry out the processing functions (ordinary arithmetic and oolean algebraic functions) required in the central processor. In addition to these devices, however, a computer also requires elements which exhibit memory and act like two-state toggle switches, having outputs that can be set to a particular state by some transient input and remain in that state after the transient disappears. One such element of this kind is the flip-flop; it has an output, either Hi or Lo (1 or 0) which can be switched from one state to the other by applying an appropriate transient input. Flip-flops are used to perform various memory and arithmetic operations in computers. Construct the following circuit from a pair of gates in the 74HC00 Quad 2-Input NND Gate and a pair of inverters. S Q R Q Connect the S ( Set ) and R ( Reset ) inputs to the push-buttons at the bottom (choose the connections that give a voltage that switches to Hi when the button is pressed). Connect the Q and Q outputs via the NC connectors to the two (d.c. connected) vertical inputs of a scope or DMM. Note that the state of the outputs is well-defined if either (or both) of the S and R inputs is Hi (5 V). Note also that the system can be in either one of two stable output states when the two inputs (R and S) are both Lo (5V). In which of these two states it finds itself depends on which of S or R was last set to Hi before being returned to Lo. Verify this characteristic. 5

Counters single flip-flop can be used as a memory element and can also be used as the starting point for a counter, although it can only count from zero to one, since it can only store one bit of information. In this final section you will investigate the use of a decade counter, an IC capable of counting to 10. We will use the MC54/74HC390 Dual 4-Stage inary Ripple Counter with 2 and 5 Sections for the pair of decades. This IC contains two decade counters, each consisting of four flip-flops, one a 2 counter, and the other three constituting a 5 counter. When these two counters are connected together they form a counter capable of counting from zero to 9, a inary Coded Decimal counter. The single IC contains two such decimal counters, one on each side of the chip. The flip-flops internal to this counter are triggered by Hi-to-Lo transitions of the initial clock pulses. Commercial counter chips such as these also possess a Reset input to enable resetting the counter to zero when a suitable pulse is applied (independent of any voltage levels existing at the Data (D) inputs). In the 74HC390, the required reset pulse is of positive polarity (from Lo to Hi and back). Verify these characteristics by examining the sequential truth table (counting sequence) of one of the decade counter IC s using a series of negative pulses (derived from one of the push-button switches at the bottom of the bread-board) as input to the IC. The reset pulse can be obtained from the positive pulse push-button at the bottom. Monitor the state of the counter (the outputs labelled Q on the pin diagram) using the indicator lights (LED s) on the board. First try the 2 counter, then the 5 counter. Try wiring together these two to make a binary coded decimal counter. Try wiring together two 2 counters to make a 4 counter. Don t forget to include wiring diagrams in your notebook. 6