EXPERIMENT 8 Medium Scale Integration (MSI) Logic Circuits

Similar documents
Digital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Chapter 9 MSI Logic Circuits

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

ECE Lab 5. MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output

Light Emitting Diodes and Digital Circuits I

Encoders and Decoders: Details and Design Issues

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Computer Systems Architecture

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Physics 323. Experiment # 10 - Digital Circuits

EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi

Light Emitting Diodes and Digital Circuits I

Light Emitting Diodes and Digital Circuits I

Jawaharlal Nehru Engineering College

A Combined Combinational-Sequential System

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

(Refer Slide Time: 1:45)

Minnesota State College Southeast

AIM: To study and verify the truth table of logic gates

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

Lab #11: Register Files

CSE 352 Laboratory Assignment 3

We can think of the multiplexor (or mux) as a data selector, the diagram below illustrates a four input mux. X Y

NAND/NOR Implementation of Logic Functions

Laboratory Objectives and outcomes for Digital Design Lab

FUNCTIONS OF COMBINATIONAL LOGIC

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

PHYS 3322 Modern Laboratory Methods I Digital Devices

Department of Electrical Engineering University of Hail Ha il - Saudi Arabia

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Digital Circuits I and II Nov. 17, 1999

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18)

Contents Circuits... 1

Lab #12: 4-Bit Arithmetic Logic Unit (ALU)

Principles of Computer Architecture. Appendix A: Digital Logic

EE 210. LOGIC DESIGN LAB.

Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Logic Design Viva Question Bank Compiled By Channveer Patil

Assignment 2b. ASSIGNMENT 2b. due at the start of class, Wednesday Sept 25.

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Lab #11: Register Files

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Logic Symbols with Truth Tables

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8

Digital Circuits. Innovation Fellows Program

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

Lab #6: Combinational Circuits Design

EXPERIMENT #6 DIGITAL BASICS

EET 1131 Lab #12 - Page 1 Revised 8/10/2018

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Programmable Logic Design I

Engineering College. Electrical Engineering Department. Digital Electronics Lab

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

EE 367 Lab Part 1: Sequential Logic

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

North Shore Community College

Combinational Logic Design

Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: 2. Description of the Circuit:

Experiment # 4 Counters and Logic Analyzer

MODULE 3. Combinational & Sequential logic

Digital Electronics Lab #4 February 12, 2008

Digital Circuits ECS 371

Chapter 4: Table of Contents. Decoders

UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013

University of Pennsylvania Department of Electrical and Systems Engineering. Digital Design Laboratory. Lab8 Calculator

March 13, :36 vra80334_appe Sheet number 1 Page number 893 black. appendix. Commercial Devices

ET398 LAB 4. Concurrent Statements, Selection and Process

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

1. Synopsis: 2. Description of the Circuit:

Chapter 2. Digital Circuits

Discussion of New Equipment

ECE 2274 Pre-Lab for Experiment Timer Chip

Laboratory 8. Digital Circuits - Counter and LED Display

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

LAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display

EET 1131 Lab #10 Latches and Flip-Flops

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

DIGITAL ELECTRONICS LAB MANUAL FOR 2/4 B.Tech (ECE) COURSE CODE: EC-252

NEW MEXICO STATE UNIVERSITY Electrical and Computer Engineering Department. EE162 Digital Circuit Design Fall Lab 5: Latches & Flip-Flops

Microcontrollers and Interfacing week 7 exercises

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Semester 6 DIGITAL ELECTRONICS- core subject -10 Credit-4

University of Illinois at Urbana-Champaign

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

Digital Circuits Part 1 Logic Gates

CprE 281: Digital Logic

Logic Devices for Interfacing, The 8085 MPU Lecture 4

Integrated Circuits 7

RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029

Transcription:

ELEC 00 Laboratory Manual Experiment 8 PRELAB Page of EXPERIMT 8 Medium Scale Integration (MSI) Logic Circuits Introduction In this lab you will learn to work with some simple MSI (medium scale integration) logic circuits. You will also be introduced to some of the circuits used to develop computer components (communications switches, read only memory, etc.). Experiment Objectives: Learn to build and use decoders / demultiplexers /output selectors, Learn to build and use multiplexers / data selectors, Continue to build experience with the Bit Bucket digital breadboarding system and LogicWorks digital simulation, Develop professional communication skills, including accessing data using the internet. Bring to Lab: Your completed Pre-Lab. Turn this in when you get to lab. Theory: MSI Logic Circuits Decoders/demultiplexers: Digital systems often have sets of devices of which at most one should be active. For example, when a computer reads from memory chips, exactly one memory location needs to be chosen and activated. A decoder is a switch used to turn on exactly one item out of a set. A decoder made from four -input AND-gates is shown in Figure. The input signals are an enable signal and two select lines, S0 and S. Since the enable signal is directly wired to all four AND gates, when =0 the outputs are all inactive (0). On the other hand, when =, the select lines are connected such that exactly one gate is chosen to be ON based on the value of S0 and S. For example, look at the AND gate connected to Y. Its top input (like all the other gates) is connected to. The middle input is connected directly to S0, and the bottom input is connected to S through an inverter. Thus, Y= SiS0i. (The dots indicate logical AND function.). That is, Y is active when (S,S0) = (0,) (binary representation of the number ) and is active. The remaining gates are connected in a similar fashion so that they are active when the appropriate number is put on the select lines S0, S. The decoder design shown in Figure is called a to (-) decoder because it has two select lines and = output lines. Decoders are usually referred to by size in this fashion (n to n decoders).

ELEC 00 Laboratory Manual Experiment 8 PRELAB Page of S0 S S S0 Y0 Y Y Y ===================== 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X X 0 0 0 0 Y0 Y Y Y Figure. to decoder Because decoders are used so often in digital systems, TTL manufacturers sell pre-packaged decoders such as the shown in Figure. Notice that the is a to decoder. The inputs are D,C,B,A where D is the most significant bit (i.e., D= means that one of lines 8,,..., are selected). Notice also that the has two enable lines, G and G. These inputs are connected inside the so that both inputs 8 0 dem ultiplexor/ decoder G G D C B A 0 8 0 0 8 must be active for the chip to operate. That is, the chip is only active when G= G= 0. Notice that the outputs of the are active low; that is, unlike the - decoder example above, the is built with NAND gates so that its active output is a 0 and all inactive outputs are s. ( In all digital circuits, it is important to check whether specific outputs or inputs are active high or active low. Active low I/O will normally be indicated with an open circle, such as pins - on the ' in Fig..) Read Only Memory (ROM) One use for decoders is read-only memory (look-up table) design. Read only memory chips are commonly used for applications where a computer needs to save data values even when power is turned off. What can be done is to selectively OR the outputs of the decoder together so that the desired values appear on the outputs. For example, suppose that a lookup table was desired that took on the values shown in Table. Figure : demultiplexer/decoder

ELEC 00 Laboratory Manual Experiment 8 PRELAB Page of Table. Decoder-base ROM lookup table INPUTS OUTPUTS S S0 A A0 0 0 0 0 0 0 0 entry entry For this example, our ROM lookup table has four entries. Each row in Table is one entry, (n= select lines means you can select one of n = rows) with two bits per entry. The goal is to output (A, A0) when the corresponding row is selected by (S, S0). This can done with the circuit shown in Figure. Since an OR gate only needs one input to be active in order for the output to turn on, the circuit is built by simply connecting a wire corresponding to each in the table. For example, when S=S0=, Q becomes active (Q=) and all other lines are zeros. S S0 Q Q Q Q0 A A0 Figure : ROM example Multiplexers: Digital circuits often use a single wire to connect several different items together. For example, the CPU in a computer is connected through a single bundle of wires to its memory chips, CD-ROM, disk drive, etc. In order to control who gets to communicate with the CPU, it is necessary to have a switchboard to manage the connections. A multiplexer (also called a data selector) is used as a switch to connect several inputs lines to a single output line. For example, the in Figure can be used to switch between 8 inputs, numbered 0-, that can be connected to the output Y (W is the inverted output). The multiplexer has a group of data select lines (A, B, C) that are used to choose which input line is connected to the output. An additional input line,, is used to enable/disable the chip. When it is active (=0) then the multiplexer connects the output Y to the input line indicated by the select lines, When it is inactive (=), then Y=0, regardless of the other input values. The select lines are used as a bit binary number to specify which of the input lines is connected to the output Y. C is the most significant bit, followed by B, and A is the least significant select bit. Thus, CBA=0 means that input line is connected to the output Y. m ultiplexor/ data selector 0 0 C B A Y W Figure. multiplexer/data selector Multiplexers are referred to by size as n to multiplexers, where n= j is a power of two. For example, the above is an 8 to (or just 8-) multiplexer. A multiplexer always has log (n) select lines; the has log (8) = select lines. A - multiplexer has two select lines; a - multiplexer has select lines.

ELEC 00 Laboratory Manual Experiment 8 PRELAB Page of Demultiplexers A demultiplexer performs the inverse operation of a multiplexer: it takes a single input line and connects it to exactly one output line, all other output lines being inactive. If you take a look at the - decoder in Fig., you ll see that it also serves as a - demultiplexer when you use the line as the input signal. For example, suppose S= and S0=0 so that output line Y is selected and all other outputs are inactive. If =, then output Y is also. Conversely, if =0, then so is Y. In other words, a demultiplexer and a decoder are exactly the same thing. Look back at the - active low decoder chip in Figure. This chip has two enable lines, not just one enable line. The reason for this is simple: if the chip is used as a demultiplexer, one of the enable inputs is used for the signal input while the other is used as an enable. On the other hand, if the chip is used as a decoder, the two inputs can just be wired together to act as a single enable. Encoders: An encoder outputs a binary number indicating which of its inputs is active; if more than one input is active, then the output depends on the priority that the encoder was designed to assign to its input lines. (Encoders will not be used in this experiment.)

ELEC 00 Laboratory Manual Experiment 8 PRELAB Page of Your Name Prelab Questions (0 points) Answer these questions before coming to lab and turn them in when you arrive. You may do your work on separate paper (for example you might want to do your work on a computer), but please attach your work to this sheet for submission.. Use inverters and AND gates to design a -8 decoder with active high inputs. Draw your design neatly (use a straight-edge). Instead of drawing by hand, you may wish to use LogicWorks and print out the circuit after you verify that it works correctly.. Design a decoder-based ROM similar to Fig. for the look-up table below. INPUTS OUTPUTS S S0 A A0 0 0 0 0 0 0 0 0 0. Obtain data sheets for the multiplexer and the demultiplexer from the internet. Any manufacturer or variety is acceptable, but your data sheets should include the pin-out for the DIP packages (-pin for the, - pin for the ). You should keep these data sheets for use in the experiment after your instructor verifies that you have them. Helpful tip: Go to the Texas Instruments website http://www.ti.com and search for ** and **. The * s are wildcard characters that can stand for any sequence of characters. Not all the online data sheets have the same quality. Some of the older ones are almost illegible on the screen. The data sheets for TI s HC, AS, and ALS families are much better than the older S or LS.