Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Similar documents
Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

PURBANCHAL UNIVERSITY

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Subject : EE6301 DIGITAL LOGIC CIRCUITS

Department of Computer Science and Engineering Question Bank- Even Semester:

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

1. Convert the decimal number to binary, octal, and hexadecimal.

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

Question Bank. Unit 1. Digital Principles, Digital Logic

SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN


[2 credit course- 3 hours per week]


WINTER 15 EXAMINATION Model Answer

St. MARTIN S ENGINEERING COLLEGE

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

MODULE 3. Combinational & Sequential logic

AM AM AM AM PM PM PM

TYPICAL QUESTIONS & ANSWERS

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

1.b. Realize a 5-input NOR function using 2-input NOR gates only.

Contents Circuits... 1

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

North Shore Community College

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

2 Marks Q&A. Digital Electronics. K. Michael Mahesh M.E.,MIET. Asst. Prof/ECE Dept.

Minnesota State College Southeast

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

DIGITAL FUNDAMENTALS

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

AIM: To study and verify the truth table of logic gates

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Computer Architecture and Organization

THE KENYA POLYTECHNIC

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

EE292: Fundamentals of ECE

DHANALAKSHMI SRINIVASAN INSTITUTE OF RESEARCH AND TECHNOLOGY CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN. I Year/ II Sem PART-A TWO MARKS UNIT-I

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

Chapter 5 Sequential Circuits

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Dev Bhoomi Institute Of Technology PRACTICAL INSTRUCTION SHEET EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE:

Registers and Counters

ECE 263 Digital Systems, Fall 2015

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

Asynchronous (Ripple) Counters

Principles of Computer Architecture. Appendix A: Digital Logic

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

UNIVERSITI TEKNOLOGI MALAYSIA


FUNCTIONS OF COMBINATIONAL LOGIC

Laboratory Objectives and outcomes for Digital Design Lab

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate

RS flip-flop using NOR gate

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

S.K.P. Engineering College, Tiruvannamalai UNIT I

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Counter dan Register

a) (A+B) (C+D) b) AB+CD c) AC+BD d) (A+D) (B+C)

ME 515 Mechatronics. Introduction to Digital Electronics

RS flip-flop using NOR gate

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

Lecture 12. Amirali Baniasadi

Registers & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

WINTER 14 EXAMINATION

Registers and Counters

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

Where Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)

EKT 121/4 ELEKTRONIK DIGIT 1

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

Introduction to Digital Electronics

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

Experiment 8 Introduction to Latches and Flip-Flops and registers

DIGITAL ELECTRONICS MCQs

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

Digital Principles and Design

CHAPTER 4: Logic Circuits

Transcription:

2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions: (10x2=20) 1. Draw a block diagram, truth table and logic circuit of a 16 x 1 multiplexer and explain its working principle. 2. Explain the 4 bit ripple counter and also draw a timing diagram. 3. Design the full subtractor circuit with using Decoder and explain the working principle. Attempt any EIGHT questions: 4. Design a half adder logic using only NOR gate. 5. Convert the following decimal numbers into hexadecimal and octal number. a) 304 b) 224 6. Describe the three Variable K-map with example. 7. Design the Decoder using Universal gates. 8. What is combinational logic? What are its important features. 9. Describe the clocked RS flip-flop. 10. What do you mean by triggering of flip flop? 11. What are the shift Register operations? 12. Describe the Ripple counter. 13. Write short notes on: a) Registers. b) Digital. c) EBCDIC.

2066 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions. 1. Design the 4 bit Synchronous up/down counter with timing diagram, logic diagram and truth table. 2. Design a Full subtractor with truth table and logic gates. 3. Design a decimal adder with logic diagram and truth table. Attempt any EIGHT questions. 4. Differentiate between Analog and Digital system. 5. Convert the following octal numbers to hexadecimal. a) 1760.46 b) 6055.263 6. Which gates can be used as inverters in addition to the NOT gate and how? 7. Draw a logic gates that implements the following a) b) 8. State and prove De-Morgan s theorem 1 st and 2 nd with logic gates and truth table. 9. Reduce the following expressions using K map a. 10. Differentiate between a MUX and DEMUX. 11. Explain the operation of Decoder. 12. What are the various types of shift registers? 13. What do you mean by synchronous counter?

2067 Computer Science and Information Technology (CSC 151) Pass Marks: 24 Time: 3hours Candidates are required to give their answers in their own words as for as practicable. 1. What is magnitude comparator? Design a logic circuit for a 4-bit magnitude comparator and explain it. 2. What do you mean by full adder and full subtractor? Design a 3 to 8 line decoder using two 2 to 4 line decoder and explain it. 3. What is JK master slave flip-flop? Design its logic circuit, truth table and explain the working principle. 4. Convert the following hexadecimal number to decimal and octal numbers (a) 0FFF (b) 3FFF 5. Design a half adder logic circuit using NOR gates only. 6. Proof the 1st and 2nd law of De Morgan s theorems with logic gate and truth table. 7. What do you mean by universal gate? Realize the following logic gates using NOR gates. (a) OR gate (b) AND gate 8. Draw a logic circuit of 4x1 multiplexer. 9. What is a flip-flop? Mention the application of flip-flop. 10. Explain the Ripple Counter. 11. Design the Decimal Adder. 12. What do you mean by shift registers? Explain. 13. Write short notes on (any two): (a) Decoder (b) Integrated circuit (c) PLA.

2068 Computer Science and Information Technology (CSC 151) Pass Marks: 24 Time: 3hours Candidates are required to give their answers in their own words as for as practicable. 1. Draw a block diagram, truth table and logic circuit of 1X16 Demultiplexer and explain its working principle. 2. Design a 3 bit synchronous counter and explain it. 3. What is magnitude comparator? Design a logic circuit for 4 bit comparator and explain it. 4. Design a half subtractor circuit using only NAND gates. 5. Convert the following decimal numbers into Hexadecimal and Octal number. a) 504 b) 250 6. Design an encoder using universal gates. 7. What do you mean by D-flip-flop? 8. What is sequential logic? What are the important features? 9. Simplify the Boolean function using k-maps. F = X yz + X yz + Xy z + Xy z 10. Draw a parallel-in-parallel out shift register and explain it. 11. Explain the 4-bit ripple counter. 12. Explain the programmable logic array (PLA) 13. Write short notes on: a) Asynchronous counter b) Multiplexers c) State reduction table

Institute Of Science and Technology 2069 Computer Science and Information Technology (CSc. 151) Candidates are required to give their answers in their own words as far as practicable. 1. What is a decoder? Implement the following using decoder. a) F (W X Y Z) = ( 0, 1, 3, 4, 8, 9, 10) b) F (W X Y Z) = ( 1, 3, 5, 6, 11, 13, 14) 2. What do you mean by asynchronous counter? Design a mod-6 synchronous counter using T Flip-flops. 3. Explain the Master-slave S-R Flip-flop with logic diagram, truth table and timing diagram. Attempt any eight questions: 4. Design a Half subtractor using only NOR gates. 5. Convert the following decimal numbers into Hexadecimal and Octal number. a) 220 b) 1020 6. Design a multiplexer 4 x 1 using only universal gates. 7. What is J K flip flop? Explain. 8. Write a procedure to reduce K- maps. 9. What are the various types of shift registers? 10. Draw a logic diagram of a 4 bit ripple counter using D- flip flop. 11. Differentiate between combinational logic and sequential logic. List some applications of sequential logic. 12. Explain the decimal adder. 13. Write short notes on: a) Programmable logic array (PLA) b) Triggering at flip-flop c) Memory unit

Institute Of Science and Technology 2070 Computer Science and Information Technology (CSc. 151) Candidates are required to give their answers in their own words as far as practicable. 1. Explain magnitude comparator and also design a logic diagram for a 4 bit magnitude comparator. 2. What do you mean by ripple counter? Explain with timing diagram. 3. Explain the full subtractor with using decoder. 4. Design a half adder logic using only NAND gates. 5. Convert the following decimal numbers into hexadecimal and octal. (a) 334 (b) 225 6. Explain the k-map with three variables. 7. Explain the combination logic with examples. 8. Differentiate between Multiplexer and Demultiplexer. 9. Mention the difference types of shift registers. 10. What do you mean by Ripple counter? 11. Explain the decoder and design with universal gates. 12. What do you mean by clocked RS flip flop? Explain. 13. Write short notes on (any two): (a) Flip flop (b) Synchronous counter (c) Digital systems

Institute Of Science and Technology 2071 Computer Science and Information Technology (CSc. 151) Full Marks: 60 Pass Marks: 24 Candidates are required to give their answers in their own words as far as practicable. 1. What are the various types of numbering systems use in digital logic? Explain. Convert the 3EC816 into different numbering system that you know. 2. Design the mod 6 asynchronous counter and explain with truth table. 3. What is demultiplexer? Draw its block diagram and explain its working principle. 4. Convert the hexadecimal number 2BCF to binary and then to octal. 5. Proof the De-Morgan 1 st and 2 nd theorem with truth table and logic gates. 6. Simplify the following Boolean function using three variables K-map. (a) F(X, Y, Z)= (0, 3, 2, 5) (b) F(A, B, C)= (0, 2, 4, 5, 6) 7. Simplify the Boolean expression. Y = A. B + A + B Prepare truth table to show that the simplified expressions is correct or not? 8. Explain the PLA (Programmable Logic Array). 9. How JK flip flop can convert into a D flip flop? Explain. 10. What do you mean by synchronous counter? Explain with truth table. 11. Draw a 3 to 8 decoder circuit and explain its operation. 12. Mention the difference types of shift registers and explain. 13. Write short notes on: (a) CMOS (b) Universal gates (c) Error detection code

ASCOL CSIT 2070 Batch 2072 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as far as practicable. Long answer Questions: 1. Design and Implement with logic diagram, truth table and timing diagram of synchronous 3 bit up/down counter using J-K Flip Flops. 2. Design a Magnitude comparator using logic gates and truth table. 3. Design a Master-slave S-R flip-flop with logic diagram and truth table. 4. What do you mean by the Gray code? What are its applications? 5. Convert the following: a) (A08E.FA) 16 = (?) 10 b) (AE9.BOE) 16 = (?) 2 6. State and prove commutative laws, associative laws and distributive laws using logic gates and truth table. 7. Show that both NAND gate and NOR gate are universal gates. 8. Proved that a) ABC( A + B + C) = ABC b) A+ BC( A+ BC) = A 9. Reduce the following expressions using K- map. a) ( A+ B)( A+ B + C)( A+ C) b) A+ B( A+ B+ D)( B+ C)( B+ C+ D) 10. How does a J-K Flip-Flop differ from an S-R Flip-Flop in its basic operation? Explain. 11. Differentiate between a counter and a shift register. 12. Design a 4 input Multiplexer using logic diagram and truth table. 13. Explain the serial-in, Parallel out shift register.