DIGITAL FUNDAMENTALS

Similar documents
DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

Microprocessor Design

North Shore Community College

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Contents Circuits... 1

Digital Fundamentals: A Systems Approach

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Digital Principles and Design

SIGNETICS INTEGRATED CIRCUITS Low Power Schottky TTL 54LS00-74LS00 Series. Supply Current/typmA Delay/typns Quad 2-Input NAND Gate 54LS00/C,D

Minnesota State College Southeast

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

1. Convert the decimal number to binary, octal, and hexadecimal.

AM AM AM AM PM PM PM

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

EE Chip list. Page 1

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

DIGITAL ELECTRONICS MCQs

PURBANCHAL UNIVERSITY

List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate

[2 credit course- 3 hours per week]

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

COE328 Course Outline. Fall 2007

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

Department of Computer Science and Engineering Question Bank- Even Semester:

AIM: To study and verify the truth table of logic gates

Chapter 9 MSI Logic Circuits

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

G. D. Bishop, Electronics II. G. D. Bishop, Electronics III. John G. Ellis, and Norman J. Riches, Safety and Laboratory Practice

Registers and Counters

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

Chapter 8 Functions of Combinational Logic

Chapter Contents. Appendix A: Digital Logic. Some Definitions

VU Mobile Powered by S NO Group

Helping Material of CS302

Read-only memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus

Registers and Counters

S.K.P. Engineering College, Tiruvannamalai UNIT I

HS Digital Electronics Pre-Engineering

Date: Author: New: Revision: x SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO ELN TWO

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

WINTER 15 EXAMINATION Model Answer

Digital Electronics Course Outline

CS302 Glossary. address : The location of a given storage cell or group of cells in a memory; a unique memory location containing one byte.

MODULE 3. Combinational & Sequential logic

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Lesson No Lesson No

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

CHAPTER1: Digital Logic Circuits

CS 261 Fall Mike Lam, Professor. Sequential Circuits

SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO LOGIC & SWITCHING CIRCUITS NON-SEMESTERED TECHNICIAN PROGRAM

TYPICAL QUESTIONS & ANSWERS

Experiment 8 Introduction to Latches and Flip-Flops and registers

ECE 263 Digital Systems, Fall 2015

PLTW Engineering Digital Electronics Course Outline

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Digital Electronic Circuits and Systems

DIGITAL CIRCUIT COMBINATORIAL LOGIC

SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN

7454 4x2 AND/NOR x4 AND/NOR x2 Ex-NOR/Ex-OR x NAND 2x INVERTER X8 OR/NOR 14. EXPANDER x4 AND EXPANDER 14


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

DIGITAL FUNDAMENTALS AND APPLICATIONS

Where Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)

LATCHES & FLIP-FLOP. Chapter 7

SETH JAI PARKASH POLYTECHNIC, DAMLA COMPUTER ENGINEERING AIDED-3 RD SEMESTER

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

Subject : EE6301 DIGITAL LOGIC CIRCUITS

Page No.1. CS302 Digital Logic & Design_ Muhammad Ishfaq

Chapter 2. Digital Circuits

A Critical Handbook of Children's Literature

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

Chapter 4. Logic Design

Transcription:

DIGITAL FUNDAMENTALS A SYSTEMS APPROACH THOMAS L. FLOYD PEARSON Boston Columbus Indianapolis New York San Francisco Upper Saddle River Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montreal Toronto Delhi Mexico City Säo Paulo Sydney Hong Kong Seoul Singapore Taipei Tokyo

CONTENTS INTRODl ACTION 1\1 DIGITAL SYSTEMS 1 1-1 Digital and Analog Signals and Systems 2 1-2 Binary Digits, Logic Levels, and Digital Waveforms 7 1-3 Logic Operations 14 1^4 Combinational and Sequential Logic Functions 16 1-5 Programmable Logic 20 1-6 Fixed-Function Logic Devices 25 1-7 A System 28 1-8 Measuring Instruments 30 0Ш. NUMBER IONS, AND CODES 45 2-1 The Decimal Number System 46 2-2 The Binary Number System 48 2-3 Decimal-to-Binary Conversion 52 2-4 Binary Arithmetic 55 2-5 l's and 2's Complements of Binary Numbers 58 2-6 Signed Numbers 60 2-7 Arithmetic Operations with Signed Numbers 67 2-8 Hexadecimal Numbers 74 2-9 Octal Numbers 81 2-10 Binary Coded Decimal (BCD) 84 2-11 Digital Codes 87 2-12 Error Detection Codes 94 LOGIC GATES AMD GATE COMBINATIONS 109 3-1 Introduction to Boolean Algebra 110 3-2 The Inverter 117 3-3 The AND Gate 119 3^1 The OR Gate 126 3-5 The NAND Gate 130 3-6 The NOR Gate 134 3-7 The Exclusive-OR and Exclusive-NOR Gates 138 3-8 Gate Performance Characteristics and Parameters 142 3-9 Programmable Logic 145 3-10 Troubleshooting 153

COMBINATIONAL LOGIC 173 4-1 Basic Combinational Logic Circuits 174 4-2 Boolean Expressions and Truth Tables 178 4-3 DeMorgan' s Theorems 185 4^1 The Universal Property of NAND and NOR Gates 187 4-5 Pulse Waveform Operation 189 4-6 Combinational Logic with VHDL and Verilog 192 4-7 A System 198 4-8 Troubleshooting 204 FUNCTIONS OF COMBINATIONAL i 5-1 A System 224 5-2 Half and Full Adders 228 5-3 Parallel Adders 232 5-4 Ripple Carry and Look-Ahead Carry Adders 238 5-5 Comparators 241 5-6 Decoders 243 5-7 Encoders 252 5-8 Code Converters 255 5-9 Multiplexers (Data Selectors) 258 5-10 Demultiplexers 265 5-11 Parity Generators/Checkers 267 5-12 Logic Functions with VHDL and Verilog 270 5-13 Troubleshooting 273 LATCHES, FLIP-FLOPS, AND TIMERS 290 6-1 A System 291 6-2 Latches 295 6-3 Flip-Flops 300 6-4 Flip-Flop Operating Characteristics 313 6-5 Timers 315 6-6 Bistable Logic with VHDL and Verilog 322 6-7 Traffic Signal Control System with VHDL and Verilog 324 6-8 Troubleshooting 331 SHIFT REGISTERS 352 7-1 A System 353 7-2 Basic Shift Register Operations 355 7-3 Types of Shift Registers 356 7^4 Bidirectional Shift Registers 367 7-5 Shift Register Counters 368

7-6 Security System with VHDL and Verilog 374 7-7 Troubleshooting 377 COUNTERS 392 8-1 A System 393 8-2 Finite State Machines 395 8-3 Asynchronous Counters 397 8-4 Synchronous Counters 404 8-5 Up/Down Synchronous Counters 411 8-6 Cascaded Counters 414 8-7 Counter Decoding 419 8-8 Counters with VHDL and Verilog 422 8-9 Troubleshooting 425 PROGRAM MAM,E LOGIC 439 9-1 Simple Programmable Logic Devices (SPLDs) 440 9-2 Complex Programmable Logic Devices (CPLDs) 445 9-3 Macorocell Modes 452 9-4 Field-Programmable Gage Arrays (FPGAs) 454 9-5 Programmable Logic Software 462 9-6 Boundary Scan Logic 471 9-7 Troubleshooting 479 MEMORY AND STORAGE 496 10-1 Memory System Hierarchy 497 10-2 Semiconductor Memory Basics 500 10-3 The Random-Access Memory (RAM) 505 10-4 The Read-Only Memory (ROM) 517 10-5 Programmable ROMs 522 10-6 The Flash Memory 525 10-7 Memory Expansion 530 10-8 Special Types of Memories 535 10-9 Magnetic and Optical Storage 539 10-10 Troubleshooting 545 DATA TRANSMISSION 558 11-1 Data Transmission Media 559 11-2 Methods and Modes of Data Transmission 563 11-3 Modulation of Analog Signals with Digital Data 568 11-4 Modulation of Digital Signals with Analog Data 572

11-5 Multiplexing and Demultiplexing 579 11-6 Effects of Transmission Media on Data Quality 584 SIGNAL CONVERSION AND PROCESSING 598 12-1 A System 599 12-2 Converting Analog Signals to Digital 604 12-3 Analog-to-Digital Conversion Methods 611 12-4 Digital-to-Analog Conversion Methods 620 12-5 Digital Signal Processing 628 12-6 The Digital Signal Processor (DSP) 629 DATA PROCESSING AND C< NT] >L 644 13-1 The Basic Computer System 645 13-2 Practical Computer System Considerations 649 13-3 The CPU: Basic Operation 655 13-4 The CPU: Addressing Modes 661 13-5 The CPU: Special Operations 666 13-6 Operating Systems and Hardware 671 13-7 Programming 674 13-8 Microcontrollers and Embedded Systems 680 BUSES, NETWORKS, AND INTERFACING 693 14-1 Bus Basics 694 14-2 Bus Interfacing 700 14-3 Parallel Buses 703 14-4 The Universal Serial Bus (USB) 711 14-5 Other Serial Buses 714 14-6 Network Topologies 720 14-7 Network Protocol Technologies 723 APPENDICES Appendix A Conversions 739 Appendix В Security System Component Programs 741 ANSWERS TO ODD-NUMBERED PROBLEMS 745 GLOSSARY 773 INDEX 785