Plog rev 1.0 MANUAL Overview

Similar documents
Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

LATCHES & FLIP-FLOP. Chapter 7

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

The NOR latch is similar to the NAND latch

EKT 121/4 ELEKTRONIK DIGIT 1

Other Flip-Flops. Lecture 27 1

Digital Circuit And Logic Design I. Lecture 8

Digital Circuit And Logic Design I

EE292: Fundamentals of ECE

COSC 243. Sequential Logic. COSC 243 (Computer Architecture) Lecture 5 - Sequential Logic 1

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Unit 11. Latches and Flip-Flops

Asynchronous (Ripple) Counters

Lecture 8: Sequential Logic

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

AIM: To study and verify the truth table of logic gates

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

EET2411 DIGITAL ELECTRONICS

Chapter 8 Sequential Circuits

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on

ELCT201: DIGITAL LOGIC DESIGN

CHAPTER 4: Logic Circuits

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

QUAD LFO MANUAL V SE 14TH AVENUE PORTLAND OR USA

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Quad Clock Distributor (QCD) from 4ms Company

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Chapter. Synchronous Sequential Circuits

Synthesis Technology E102 Quad Temporal Shifter User Guide Version 1.0. Dec

VARIGATE 4+ MANUAL V.1

Chapter 5 Flip-Flops and Related Devices

COMP2611: Computer Organization. Introduction to Digital Logic

Counter dan Register

Logic. Andrew Mark Allen March 4, 2012

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Sequential Logic Circuits

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

MC9211 Computer Organization

Synchronous Sequential Logic

CHAPTER 4: Logic Circuits

Flip-Flops and Sequential Circuit Design

Digital Fundamentals: A Systems Approach

Experiment 8 Introduction to Latches and Flip-Flops and registers

Oberkorn User Manual. Analogue Sequencer. Analogue Solutions

Chapter 4. Logic Design

ELCT201: DIGITAL LOGIC DESIGN

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

UNIT IV. Sequential circuit

CHAPTER 1 LATCHES & FLIP-FLOPS

FE REVIEW LOGIC. The AND gate. The OR gate A B AB A B A B 0 1 1

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

RS flip-flop using NOR gate

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)

Digital Logic Design I

D Latch (Transparent Latch)

Logic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)

QUAD ENVELOPE MANUAL V.1

Physics 120 Lab 10 (2018): Flip-flops and Registers

Chapter 2. Digital Circuits

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Rangkaian Sekuensial. Flip-flop

RS flip-flop using NOR gate

More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist

randomrhythm Bedienungsanleitung User Guide

Digital Circuits ECS 371

1.b. Realize a 5-input NOR function using 2-input NOR gates only.

A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

1. Introduction. A-160 CLOCK DIVIDER Trig. In Res. In. doepfer System A Clock Divider A-160

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Modcan Touch Sequencer Manual

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

CHW 261: Logic Design

Computer Architecture and Organization

Principles of Computer Architecture. Appendix A: Digital Logic

Introduction to Sequential Circuits

DIGITAL ELECTRONICS MCQs

FLIP-FLOPS AND RELATED DEVICES

Combinational vs Sequential

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

ME 515 Mechatronics. Introduction to Digital Electronics

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

ALGORHYTHM. User Manual. Version 1.0

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

ADE-32 OCTOCONTROLLER

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Intelligent Quantizer and Interval Generator

Slide Set 7. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

Tetrapad Manual. Tetrapad. Multi-Dimensional Performance Touch Controller. Firmware: 1.0 Manual Revision:

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

4ms Quad Pingable LFO

Transcription:

Overview The Intellijel Plog is a voltage controllable digital logic device designed for musical applications. It is primarily intended to create controllable patterns from gate/ pulse sources like clocks and sequencers. It has many other applications other than to simply mutate drum patterns. What you will use it for is up to your imagination! It contains four major blocks of logical operations. These blocks are normalled in such a way that all the blocks can be used together with minimal patching. The Plog comprises two - triple input boolean logic sections (with CV over type), a toggle flip flop and a data flip flop. The Toggle flip flop can also be turned into a tap tempo clock source. The normals of the Plog can all be broken via the switching jacks or in the case of thetoggle input by a jumper on the rear panel. The Plog has been realized with a micro controller that allows us to have features such as CV over logic type and memory recall of initial logic state. The digital design of the Plog also means it is very shallow behind the panel. 1

Front Panel 1 - TYPE (LOAD) This button selects the logic type for the selected channel, A or B. It also acts as the starting point when under CV control. Press and hold this button for one second to load the stored preset from memory. 2 - These two mini knobs attenuate the CV coming into their respective CV inputs labeled Type A and Type B. 3 - Type A/B bipolar CV input for logic type of channel A/B. You will see the logic type LEDs move when CV is present and SELECT is on A/B. 4 - X Input X for logic operator 5 - Y Input Y for logic operator 6 - Z Input Z for logic operator. This is a switching jack with Input Y normalled to it unless patched. The X and Y inputs for Logic block A are normalled to the X and Y inputs of B. 7- OUT A /B is the output of the logic operation. 8 - SELECT (SAVE) Pressing this button selects between logic A or B for the display of the yellow LED logic type and the operation of the TYPE button. Pressing and holding this button for more than one second will save the logic type selections into non-volatile memory. 9- TRIGGER button is normalled to the TOGGLE input below. When pressed it will send a trigger to the toggle flip flop. Press and hold on this button for one second and it will become a simple tap tempo clk generator. Once in TAP MODE, start clicking the button in time with the tempo you would like to set. To return to T-Flip-Flop mode simply hold the same button again for 1 second. 2

Front Panel - cont d A - TOGGLE input to the toggle flip flop. The TRIGGER button is normalled to this input with a switching jack. NOTE: There is a jumper on the back of the Plog module that connects the output of logic B to the normalled input of T. B - OUT T this is the output of the toggle flip-flop. If in tap tempo mode this becomes the tempo clock output (unipolar square pulses) C - CLK clock input to the data flip-flop. OUT T is normalled to here with a switching jack. D - DATA data input to the data flip-flop E - OUT D output of the data flip flop NOTE: All of the logic and trigger inputs are expecting 0-5V signals (i.e. logic level pulses/gates/ clks). However the inputs all have negative and over voltage protection. Also each input employs a comparator with a threshold of approximately 3V. This means you can still use non-square wave signal sources as long as they exceed the comparator threshold (i.e. the positive excursion of a triangle wave from a VCO/LFO). Boolean Logic Blocks The PLOG contains two - three input Boolean logic processing blocks. These are fundamental building blocks of all logic systems and you are encouraged to check out some of the many excellent tutorials available on the web. Althought the logic blocks are three input, the third input (Input Z) is normalled to the second input (input Y). This allows for a the three input devices to behave like two input logic devices if you only use the X and Y inputs. Also the X and Y inputs of logic block B are normalled to the X and Y inputs of logic block A. This creates the option to generate outputs from two logic blocks at the same time with only one pair of inputs. The truth tables for operating each of the logic blocks as a three input or two input device are in the diagrams below. On this module a logic input of 0V or GND is the equivalent of a logic LOW or 0 on the truth table. An input of 5V is the equivalent of a logic HIGH or 1 on the truth table. 3

INPUTS LOGIC OUTPUTS X Y Z AND OR NOR XOR NAND XNOR 0 0 0 0 0 1 0 1 1 0 1 0 0 1 0 1 1 0 0 1 1 0 1 0 1 1 0 1 0 0 0 1 0 1 1 0 1 0 1 0 1 0 1 1 0 1 1 0 0 1 0 1 1 0 1 1 1 1 1 0 0 0 1 Table 1: 3-input logic INPUTS LOGIC OUTPUTS X Y AND OR NOR XOR NAND XNOR 0 0 0 0 1 0 1 1 0 1 0 1 0 1 1 0 1 0 0 1 0 1 1 0 1 1 1 1 0 0 0 1 Table 2: 3-input logic Flip-flop Logic Blocks The Plog contains two types of Flip-flops: a Toggle (or a Latch) and a Data (or gated D latch). They can be used to divide pulses, store binary data, create pendulum reset for sequencers etc. By default the normals in the Plog set the Flip Flop section to be a divide by two and divide by four. This acts as a clock divider of logic B without patching the inputs. If you patch a clock into the Toggle input the OUT T and OUT D will divide the clock by two and four respectively. 4

Data (D) Flip-flop The D Flip-flop output latches to whatever logic level the input is but only when the CLK signal transitions from low to high. The CLK input is also normalled (via the switching jack) the inverted output of the D Flipflop. This causes the D FlipFlop to function as a T Flip-flop if nothing is patched into the CLK input. The following diagram illustrates the relationship between the D Flip-flop inputs and output. 5

Example Patches Example # 1: Real-time Quantizer Using AND Logic Set A to AND and patch a random source of triggers into X. Then patch a quantized source of triggers into Y. Patch OUT A into a envelope generator. Patch the envelope generator into something you want to modulate with quantized random envelopes such as a VCA. Using AND logic on a random source of triggers such as a square wave LFO.and a in synchronized source of triggers (such as a 16th note pattern from a drum machine or sequencer) will create a real time quantizer. This works because AND will go High when both the random trigger source and the clock source are High. This means that as long as the random source goes high when the 16th note also goes high you will get a semi random sequence of 16ths. I find it helpful to vary the random source such as VC control of a Square wave LFO so that the 16th notes and the random source coincide variably over time. For extra and somewhat unpredictable results try applying CV to the CV input of TYPE A 6

Video Manual Not yet available Support Web: www.intellijel.com E-Mail: help@intellijel.com Technical Specifications Width: 8HP Depth: 29mm Current Draw: 55mA @ +12V 11mA @ -12V Expected Inputs: Logic: 0-5V CV: +/- 5V Credits Plog software and hardware development: Danjel van Tijn / Intellijel Designs Inc. Manual written by: Haven Siguenza and Danjel van Tijn Copyright 2011 Intellijel Designs Inc. MADE IN CANADA 7