INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions.

Similar documents
INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions.

DEE2034: DIGITAL ELECTRONICS

UNIVERSITI MALAYSIA PERLIS. PLT106 Digital Electronics [Elektronik Digital]

UNIVERSITI MALAYSIA PERLIS. DMT 233 Digital Fundamental II [Asas Digit II]

UNIVERSITI SAINS MALAYSIA. First Semester Examination. 2014/2015 Academic Session. December 2014/January 2015

EEU 202 ELEKTRONIK UNTUK JURUTERA

UNIVERSITI MALAYSIA PERLIS. EKT 124 Elektronik Digit 1 [Digital Electronics1]

UNIVERSITI MALAYSIA PERLIS. EKT 124 Digital Electronics 1 [Electronik Digit 1]

UNIVERSITI MALAYSIA PERLIS. EKT 124 Digital Electronics1 [Elektronik Digit 1]

UNIVERSITI SAINS MALAYSIA. Second Semester Examination 2012/2013 Academic Session. June 2013 EEE 130 DIGITAL ELECTRONIC I [ELEKTRONIK DIGIT I]

EEE ELEKTRONIK DIGIT I

UNIVERSITI MALAYSIA PERLIS. EET107 Digital Electronics I [Elektronik Digit I]

UNIVERSITI SAINS MALAYSIA EEE 230 ELEKTRONIK DIGIT II

IEG 102 INTRODUCTION TO ENVIRONMENTAL TECHNOLOGY [PENGANTAR TEKNOLOGI PERSEKITARAN]

INTRODUCTION OF INDEXED PUBLICATION SEMAKAN PENERBITAN RADIS KATEGORI INDEXED PUBLICATION

HBT 502 PRINSIP DAN KAEDAH TERJEMAHAN LANJUTAN

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

1. Convert the decimal number to binary, octal, and hexadecimal.

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Minnesota State College Southeast

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

EKT 121/4 ELEKTRONIK DIGIT 1

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

INSTRUCTION: This section consists of FOUR [4] structured questions. Answer ALL questions.

EE292: Fundamentals of ECE

MODULE 3. Combinational & Sequential logic

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

8-BITS X 8-BITS MODIFIED BOOTH 1 S COMPLEMENT MULTIPLIER NORAFIZA SALEHAN

(a) Tidak melebihi 500 patah perkataan (b) Ditulis dalam Bahasa Malaysia dan Bahasa Inggeris

Chapter 4. Logic Design

Contents Circuits... 1

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

UNIVERSITI TEKNOLOGI MALAYSIA

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Registers and Counters

OPERASI PERKHIDMATAN SOKONGAN. PERPUSTAKAAN SULTAN ABDUL SAMAD Kod Dokumen: OPR/PSAS/GP01/ILB GARIS PANDUAN IDENTIFIKASI DAN MELABEL BAHAN

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

THE KENYA POLYTECHNIC

PURBANCHAL UNIVERSITY

ROAD SHOW PENERBITAN BOOK CHAPTERS

WINTER 15 EXAMINATION Model Answer

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

ISMAEEL OTUOZE AUDU. A thesis submitted in fulfilment of the requirements for the award of the degree of Master of Architecture

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

THE INFLUENCE OF THE DISCORD IN BUILDING DISTINCTIVNESS ON THE PERCEPTION OF TEHRAN S CITY IDENTITY

UNIVERSITI SAINS MALAYSIA. CMT222/CMM321 Systems Analysis & Design [Analisis & Reka Bentuk Sistem]

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

THE APPLICATION OF FINITE ELEMENT METHOD IN BURGERS EQUATION NURUL AKIDAH BINTI ADNAN

TYPICAL QUESTIONS & ANSWERS

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

ENHANCED ASPECT LEVEL OPINION MINING KNOWLEDGE EXTRACTION AND REPRESENTATION MAQBOOL RAMDHAN IBRAHIM AL-MAIMANI UNIVERSITI TEKNOLOGI MALAYSIA

Registers and Counters

St. MARTIN S ENGINEERING COLLEGE

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Sesi Pengenalan Perpustakaan MODUL WEBOPAC. Program Literasi Maklumat 2017 Perpustakaan Sultan Abdul Samad

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

North Shore Community College

Department of Computer Science and Engineering Question Bank- Even Semester:

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

Module -5 Sequential Logic Design

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

CHAPTER 4: Logic Circuits

ME 515 Mechatronics. Introduction to Digital Electronics

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

Counters. ENT 263 Digital Electronics

CABLE THEFT MONITORING SYSTEM USING GSM MODEM (CTMS) SYAZWAN BIN MOHD NAZRI UNIVERSITI TEKNIKAL MALAYSIA MELAKA

AM AM AM AM PM PM PM

CHAPTER 6 COUNTERS & REGISTERS

Lecture 12. Amirali Baniasadi

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

Combinational / Sequential Logic

Chapter 1: Switching Algebra Chapter 2: Logical Levels, Timing & Delays. Introduction to latches Chapter 9: Binary Arithmetic

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

Logic. Andrew Mark Allen March 4, 2012

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

SEMESTER ONE EXAMINATIONS 2002

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

DETERMINISTIC AUTOMATIC TEST PATTERN GENERATION FOR BUILT-IN SELF TEST SYSTEM

COLOR SORTING SYSTEM WITH ROBOT ARM YEOW KHANG YUNG

SK KANGKAR PULAI PENTAKSIRAN BERTULIS AKHIR TAHUN. BAHASA INGGERIS PEMAHAMAN (BAHAGIAN A) Tahun 5 1 JAM 15 MINIT KELAS NAMA GURU

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

2 Marks Q&A. Digital Electronics. K. Michael Mahesh M.E.,MIET. Asst. Prof/ECE Dept.

Transcription:

SECTION B : 60 MARKS BAHAGIAN B : 60 MARKAH INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions. ARAHAN: Bahagian ini mengandungi EMPAT (4) soalan berstruktur. Jawab SEMUA soalan. C1 C1 C1 QUESTION 1 SOALAN 1 a) Convert 128 10 to octal number. Tukarkan 128 10 kepada nombor octal. b) Convert the BCD code 10010011 to its equivalent binary and hexadecimal number. Tukarkan kod BCD 10010011 kepada nombor binari dan heksadesimal yang senilai. c) Solve the 8- bits arithmetic operation below using 2 complement method. -17 10 + 34 10 Selesaikan operasi arithmetik 8-bit di bawah menggunakan kaedah pelengkap 2-17 10 + 34 10 QUESTION 2 SOALAN 2 a) Tabulate the truth table for 2 inputs NOR gate.. Jadualkan jadual kebenaran untuk get TAK ATAU 2 masukan. b) Complete the Boolean expression Y for logic circuit shown in figure 2B(b) below and reduce it using Boolean Algebra Law. 6 SULIT

Lengkapkan persamaan Boolean Y bagi litar logik yang ditunjukan dalam rajah 2B(b) di bawah dan ringkaskan persamaan itu menggunakan Hukum Boolean Algebra. A B Y Figure 2B(b)/Rajah 2B(b) c) Draw the logic circuit of decimal to BCD encoder and define the function of encoder. Lukiskan Litar logik untuk pengkod decimal kepada BCDdan nyatakan fungsi pengkod. QUESTION 3 SOALAN 3 C1 a) List out THREE(3) applications of flip-flop. Senaraikan TIGA(3) kegunaan flip-flop. C2 b) Identify the symbol and logic circuit for Clock SR flip-flop and JK flip-flop. Kenalpasti simbol dan litar logic untuk Flip-flop SR berklok dan JK. [5 marks] [5 markah] c) Complete the table 3B(c)below for the output of T flip-flop. Lengkapkan jadual 3B(c) di bawah bagi keluaran flip-flop T. 7 SULIT

INPUT BEFORE CLOCK AFTER CLOCK T Qn Qn Qn+1 Qn+1 0 1 0 1 1 0 1 1 0 0 1 0 1 0 0 1 Table 3B(c)/Jadual 3B(c) [7 marks] [7 marks] QUESTION 4 SOALAN 4 a) Identify TWO (2) types of shift register that function as a counter. Kenalpasti DUA(2) jenis alat daftar yang berfungsi sebagai pembilang b) The content of a 4 bits register is initially 1101. The register is shifted six times to the right with the serial input being 101101. Illustrate the content of the register after each shift. Keadaan awal di dalam alat daftar 4 bit ialah 1101. Alat daftar berkenaan telah dianjak ke kanan secara sesiri dengan data masukannya ialah 101101. Tunjukkan kandungan data pada alat daftar tersebut setelah dianjak satu kali. c) Draw the logic circuit for SIPO and PIPO 5 bits shift register using D flip-flop. Lukiskan litar logik untuk Alat daftar SIPO dan PIPO 5 bit menggunakan flip-flop D. 8 SULIT

SECTION C : 30 MARKS BAHAGIAN C : 30 MARKAH INSTRUCTION: This section consists of TWO (2) essay questions. Answer ALL questions. ARAHAN: Bahagian ini mengandungi TWO (2) soalan esei. Jawab SEMUA soalan. QUESTION 1 SOALAN 1 9 SULIT

Refer to the Figure C1, there are three logic-signal lines P, Q, R being used to represent a 3- bit binary number with P as the MSB (Most Significant bit) and R as the LSB (Least Significant bit). The binary inputs are fed to a logic circuit that will produce a HIGH output only when a majority of the input is high. Use a K-Map method to simplify the Boolean expression when you design the logic circuits and show the term for each case where the output is logic 1. Merujuk kepada Rajah C1 di bawah, di mana tiga baris logik isyarat P, Q, R yang digunakan untuk mewakili nombor perduaan 3-bit dengan P sebagai MSB (Bit Paling Besar) dan R sebagai LSB (Bit Paling Kecil). Input binari dikenakan kepada litar logik yang akan menghasilkan keluaran TINGGI hanya apabila majoriti input adalah tinggi. Gunakan kaedah Peta Karnaugh untuk memudahkan ungkapan Boolean apabila anda mereka bentuk litar logik dan tunjukkan persamaan Boolean bagi setiap kes di mana keluaran adalah logik 1. Figure C1/Rajah C 1 [15 marks] [15 markah] QUESTION 2 SOALAN 2 C5 Design a synchronous up counter circuit that will count the random number 0,2,4,6 repeatedly by using positive edge triggered JK flip flop. Rekakan sebuah litar pembilang segerak yang akan mengira bilangan nombor secara rawak mengikut turutan 0,2,4,6 secara berulang kali dengan menggunakan flip flop JK picuan pinggir positif. [15 marks] [15 markah] 10 SULIT

SOALAN TAMAT 11 SULIT