Exercise 2: Connecting the Digital Logic Circuits

Similar documents
Exercise 2: D-Type Flip-Flop

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Physics 323. Experiment # 10 - Digital Circuits

LATCHES & FLIP-FLOP. Chapter 7

Other Flip-Flops. Lecture 27 1

Activity Sequential Logic: An Overview

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

AIM: To study and verify the truth table of logic gates

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

ECE 341. Lecture # 2

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

Chapter. Synchronous Sequential Circuits

Unit 12 Design Solutions Solutions to Unit 12 Design and Simulation Problems

Light Emitting Diodes and Digital Circuits I

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Chapter 11 Latches and Flip-Flops

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Unit 11. Latches and Flip-Flops

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Introduction to Microprocessor & Digital Logic

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Chapter 2. Digital Circuits

Physics 120 Lab 10 (2018): Flip-flops and Registers

Computer Systems Architecture

The NOR latch is similar to the NAND latch

Light Emitting Diodes and Digital Circuits I

Logic. Andrew Mark Allen March 4, 2012

FE REVIEW LOGIC. The AND gate. The OR gate A B AB A B A B 0 1 1

Light Emitting Diodes and Digital Circuits I

EXPERIMENT #6 DIGITAL BASICS

EET 1131 Lab #10 Latches and Flip-Flops

EET2411 DIGITAL ELECTRONICS

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

RS flip-flop using NOR gate

EECS 140 Laboratory Exercise 7 PLD Programming

CHAPTER 4: Logic Circuits

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

LAB #4 SEQUENTIAL LOGIC CIRCUIT

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18)

Module 4:FLIP-FLOP. Quote of the day. Never think you are nothing, never think you are everything, but think you are something and achieve anything.

Sequential Design Basics

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

Sequential Logic and Clocked Circuits

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Engr354: Digital Logic Circuits

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

ELCT201: DIGITAL LOGIC DESIGN

Experiment # 4 Counters and Logic Analyzer

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Sequential Logic Circuits

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

Digital Logic Design I

Dr.Mohamed Elmahdy Winter 2015 Eng.Yasmin Mohamed. Problem Set 6. Analysis and Design of Clocked Sequential Circuits. Discussion: 7/11/ /11/2015

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Synchronous Sequential Logic

ELCT201: DIGITAL LOGIC DESIGN

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Experiment # 12. Traffic Light Controller

TMEL53, DIGITALTEKNIK. INTRODUCTION TO SYNCHRONOUS CIRCUITS, FLIP-FLOPS and COUNTERS

INTRODUCTION TO SEQUENTIAL CIRCUITS

PHY 351/651 LABORATORY 9 Digital Electronics The Basics

ECE 263 Digital Systems, Fall 2015

Why do we need to debounce the clock input on counter or state machine design? What happens if we don t?

Digital Circuits ECS 371

ELE2120 Digital Circuits and Systems. Tutorial Note 7

To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.

CHAPTER1: Digital Logic Circuits

CH 11 Latches and Flip-Flops

Counters

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

MC9211 Computer Organization

1. Convert the decimal number to binary, octal, and hexadecimal.

5: Sequential Logic Latches & Flip-flops

OFC & VLSI SIMULATION LAB MANUAL

NEW MEXICO STATE UNIVERSITY Electrical and Computer Engineering Department. EE162 Digital Circuit Design Fall Lab 5: Latches & Flip-Flops

CHAPTER 4: Logic Circuits

ECE 2274 Pre-Lab for Experiment Timer Chip

JABATAN KEJURUTERAAN ELEKTRIK

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Logic Design. Flip Flops, Registers and Counters

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

Chapter 4. Logic Design

Experiment 8 Introduction to Latches and Flip-Flops and registers

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

Digital Circuits I and II Nov. 17, 1999

Lab Using The Multimeter And The Trainer

Chapter 8 Sequential Circuits

RS flip-flop using NOR gate

Transcription:

Exercise 2: Connecting the Digital Logic Circuits EXERCISE OBJECTIVE When you have completed this exercise, you will be able to connect digital logic circuits and observe the inputs and outputs by using the DIGITAL LOGIC FUNDAMENTALS circuit board. You will verify your results with a multimeter and an oscilloscope. EXERCISE DISCUSSION Two basic logic gates are demonstrated by each of the following circuit blocks: AND/NAND circuit block OR/NOR circuit block XOR/XNOR circuit block OPEN COLLECTOR circuit block TTL/CMOS COMPARISON circuit block. One logic circuit is demonstrated by each of the following circuit blocks: SET/RESET FLIP-FLOP circuit block D-TYPE FLIP-FLOP circuit block JK FLIP-FLOP circuit block TRI-STATE OUTPUT circuit block. The DATA BUS CONTROL circuit block combines three logic functions to demonstrate data transfer. Every circuit block has a title. This is the AND/NAND circuit block. 26 FACET by Lab-Volt

Introduction to the Circuit Board The schematic symbols for the logic gates are silkscreened on the circuit board, as shown on the AND/ NAND circuit block. The inputs and outputs of seven circuit blocks have LEDs to indicate the logic state of the signal, as shown on the AND/NAND circuit block. When the LED is on (glowing), the logic state is logic 1 (high). When the LED is off (not glowing), the logic state is logic 0 (low). FACET by Lab-Volt 27

There are two exceptions to the LED on/off rule: 1. In the OPEN COLLECTOR circuit block, the LED is on when the output is low. There is no input LED in this circuit block. 2. In the TRI-STATE OUTPUT circuit block, the SOURCE LED is on when the output is low. The color of the LEDs differentiates the inputs from the outputs. The logic state of the signal is not associated with the LED color. When the logic gate input or output LED is on (glowing) in the AND/NAND circuit block, the logic state is a. logic 1 (high). b. logic 0 (low). 28 FACET by Lab-Volt

Introduction to the Circuit Board On six of the circuit blocks with LEDs, there is a BLOCK SELECT label with two terminals for a two-post connector. To activate the LEDs on these circuits, a two-post connector has to be inserted in the BLOCK SELECT terminals. When a two-post connector is inserted in the BLOCK SELECT terminals, the circuit block LEDs are a. not activated to indicate logic states of the inputs and outputs. b. activated to indicate logic states of the inputs and outputs. FACET by Lab-Volt 29

Silkscreen schematic symbols and Boolean equations indicate circuit functions. You will determine logic levels of the inputs and outputs by observing the status of the LEDs or by measuring the voltage level with a voltmeter or an oscilloscope. FACET test leads (interconnecting leads) are used to connect circuit inputs (A and B) to the outputs at the INPUT SIGNALS or CLOCK circuit blocks. In the circuit shown here, a test lead connects output A of the INPUT SIGNALS circuit block to a. input B of the AND/NAND circuit block. b. input A of the AND/NAND circuit block. 30 FACET by Lab-Volt

Introduction to the Circuit Board PROCEDURE Locate the circuit blocks shown. Set toggle switches A and B on the INPUT SIGNALS circuit block to the LOW position. Using two test leads, connect A and B on the INPUT SIGNALS circuit block to A and B, respectively, on the AND/NAND circuit block. Is the +5 V on the POWER SUPPLY REGULATOR (not labeled) circuit block on (glowing)? a. yes b. no When the +5 V LED is on, is 5 Vdc power supplied to the gates and circuits on the circuit board? a. yes b. no FACET by Lab-Volt 31

Set toggle switches A and B to the HIGH position. Did any of the LEDs on the AND/NAND circuit block turn on (glow)? a. yes b. no The LEDs are not on because a. 5 Vdc power is not being supplied to the circuit block. b. a two-post connector is not inserted in the BLOCK SELECT terminals. Insert a two-post connector in the BLOCK SELECT terminals on the AND/NAND circuit block. Did some of the LEDs turn on? a. yes b. no Set toggle switch A to the LOW position. Which LEDs went off? a. The input B LED and the NAND gate output LED. b. The input A LED and the AND gate output LED. 32 FACET by Lab-Volt

Introduction to the Circuit Board Set toggle switch A to the HIGH position. Set toggle switch B to the LOW position. Which LEDs are off? a. The input B LEDs and the AND gate output LED. b. The input A LEDs and the NAND gate output LED. Connect the red lead of a voltmeter to input B of the AND gate, and connect the black common lead to a ground terminal. Set the voltmeter to measure volts dc. The voltmeter indicates that input B is a. high (logic 1). b. low (logic 0). Set toggle switch B to the HIGH position. The voltmeter indicates that input B is a. high (logic 1). b. low (logic 0). FACET by Lab-Volt 33

Connect the oscilloscope channel 1 probe to input B of the AND gate, and connect the probe ground clip to a ground terminal. Set toggle switch B from HIGH to LOW and back to HIGH while observing the signal on channel 1 of the oscilloscope and the LED at input B. The input B signal went from a. logic 1 to logic 0 to logic 1. b. logic 0 to logic 1 to logic 0. When the input B LED is on, the channel 1 signal indicates that the input B signal is a. high. b. low. 34 FACET by Lab-Volt

Introduction to the Circuit Board When the channel 1 signal indicated that input B was low, the input B LED was a. on. b. off. Locate the D-TYPE FLIP-FLOP circuit block, and connect the circuit shown here. The A terminal of the INPUT SIGNALS circuit block connects to input A at the D-TYPE FLIP- FLOP circuit block. The output of the CLOCK circuit block connects to input B of the D-TYPE FLIP-FLOP circuit block. (Notice that the D-TYPE FLIP-FLOP does not have input and output LEDs.) Connect the oscilloscope channel 1 probe to the CLK input at the D-TYPE FLIP-FLOP circuit block, and connect the probe ground clip to a ground terminal on the circuit board. The signal you observe on channel 1 is a a. logic 1 signal. b. logic 0 signal. c. 50 khz square wave. FACET by Lab-Volt 35

Set toggle switch A on the INPUT SIGNALS circuit block to LOW. Connect the oscilloscope channel 1 probe to input D at the D-TYPE FLIP-FLOP circuit block. Connect the oscilloscope channel 2 probe to output at the D-TYPE FLIP-FLOP circuit block, and connect the probe ground clip to a ground terminal. While observing the oscilloscope channel 1 and 2 signals, set toggle switch A from LOW to HIGH to LOW to HIGH. The channel 1 and 2 signals changed from a. logic 1 to logic 0 to logic 1 to logic 0. b. logic 0 to logic 1 to logic 0 to logic 1. Toggle switch A should be set to HIGH. Connect the channel 2 probe to output Q of the D-TYPE FLIP-FLOP circuit block. Does the output Q signal on channel 2 have the same logic state (HIGH) as the input A signal on channel 1? a. yes b. no 36 FACET by Lab-Volt

Introduction to the Circuit Board Set toggle switch A from HIGH to LOW to HIGH. Does the output signal on channel 2 always have the complementary (opposite) logic state to the input signal on channel 1? a. yes b. no CONCLUSION Test leads connect the terminals at the CLOCK and INPUT SIGNALS circuit blocks to the input terminals at the logic gate circuit blocks. A two-post connector has to be installed in the BLOCK SELECT terminals for the input and output LEDs to function. When an LED is on (glowing), the logic state is normally high (logic 1). When an LED is off (not glowing), the logic state is normally low (logic 0). The logic states of circuit inputs and outputs can also be observed with a voltmeter or with an oscilloscope. REVIEW QUESTIONS 1. The output of the CLOCK circuit block is connected to the CLK input of the D-TYPE FLIP-FLOP circuit block with a a. printed circuit copper path. b. two-post connector. c. test lead. d. All of the above. 2. A circuit is connected properly, and the +5 V LED is on; however, the circuit input and output LEDs are not functioning. The LEDs are not functioning because a. the INPUT SIGNALS circuit block A and B toggle switches are not set to the HIGH position. b. the CLOCK signal is not functioning. c. a two-post connector is not installed in the BLOCK SELECT terminals. d. the 15 Vdc power supply is not turned on. 3. The LED for input B to the AND/NAND circuit block is on. The logic state of input B is a. low. b. high. c. high-z. d. indeterminate. FACET by Lab-Volt 37

4. clip is not connected to a. output Q. b. the CLR terminal. c. the PR terminal. d. a ground terminal. 5. The logic states of the circuit inputs and outputs on the DIGITAL LOGIC FUNDAMENTALS circuit board can be determined a. by the status of the LEDs. b. with a voltmeter. c. with an oscilloscope. d. All of the above. 38 FACET by Lab-Volt