Advances in Telemetry Capability as Demonstrated on an Affordable Precision Mortar

Similar documents
Applying LaPO 4 Phosphor via Spinning for BetaPhotovoltaic Devices

The State of Remote Scientific Visualization Providing Local Graphics Performance to Remote ARL MSRC Users

REPORT DOCUMENTATION PAGE

UNITED STATES AIR FORCE RESEARCH LABORATORY

RATE-ADAPTIVE VIDEO CODING (RAVC)

Remote Scientific Visualization Using the Internet Protocol

Laboratory Exercise 4

TEST WIRE FOR HIGH VOLTAGE POWER SUPPLY CROWBAR SYSTEM

AFRL-RY-WP-TR

A Comparison of the Temporal Characteristics of LCS, LCoS, Laser, And CRT Projectors

Search Strategies for a Wide-Field Electro-Optic Sensor

Processing the Output of TOSOM

Data Converters and DSPs Getting Closer to Sensors

Laboratory 4. Figure 1: Serdes Transceiver

ROTARY HEAD RECORDERS IN TELEMETRY SYSTEMS

A MISSILE INSTRUMENTATION ENCODER

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs

Digital Video Telemetry System

4. TITLE AND SUBTITLE 5a. CONTRACT NUMBER. 6. AUTHOR(S) 5d. PROJECT NUMBER

A Look-up-table Approach to Inverting Remotely Sensed Ocean Color Data

Award Number: W81XWH-

Radar Signal Processing Final Report Spring Semester 2017

FPGA Development for Radar, Radio-Astronomy and Communications

Qs7-1 DEVELOPMENT OF AN IMAGE COMPRESSION AND AUTHENTICATION MODULE FOR VIDEO SURVEILLANCE SYSTEMS. DlSTRlBUllON OF THIS DOCUMENT IS UNLlditEb,d

RADIOGRAPHIC PERFORMANCE OF CYGNUS 1 AND THE FEBETRON 705

Application Note. Serial Line Coding Converters AN-CM-264

DIGITAL ELECTRONICS MCQs

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

IMS B007 A transputer based graphics board

Advanced Synchronization Techniques for Data Acquisition

EE178 Spring 2018 Lecture Module 5. Eric Crabill

Design and analysis of microcontroller system using AMBA- Lite bus

FPGA Design. Part I - Hardware Components. Thomas Lenzi

HIGH VOLTAGE SWITCH PERFORMANCE OF THE EIMAC X-2159 TETRODE ABSTRACT

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

Low-speed serial buses are used in wide variety of electronics products. Various low-speed buses exist in different

A Method for Interfacing Digital Line Cameras to Field- Programmable Gate Array-Centric Data Processing Systems

CAP240 First semester 1430/1431. Sheet 4

NanoCom ADS-B. Datasheet An ADS-B receiver for space applications

Parallel Peripheral Interface (PPI)

EEM Digital Systems II

FPGA Design with VHDL

Continued Development of the Look-up-table (LUT) Methodology for Interpretation of Remotely Sensed Ocean

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA

Section 14 Parallel Peripheral Interface (PPI)

CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz

PREPARED FOR: U.S. Army Medical Research and Materiel Command Fort Detrick, Maryland

CMS Conference Report

Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA

GALILEO Timing Receiver

Serial Peripheral Interface

Digital Audio Design Validation and Debugging Using PGY-I2C

Digital Terrestrial HDTV Broadcasting in Europe

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng

Interfacing the TLC5510 Analog-to-Digital Converter to the

SMPTE-259M/DVB-ASI Scrambler/Controller

Troubleshooting EMI in Embedded Designs White Paper

VLSI Chip Design Project TSEK06

A video signal processor for motioncompensated field-rate upconversion in consumer television

Image Acquisition Technology

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

PROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS

TMS320VC5501/5502/5503/5507/5509/5510 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

Technical Article MS-2714

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

COE328 Course Outline. Fall 2007

OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features

The World Leader in High Performance Signal Processing Solutions. Section 15. Parallel Peripheral Interface (PPI)

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Telemedicine system based on radio cell phone technology

CONVOLUTIONAL CODING

Why FPGAs? FPGA Overview. Why FPGAs?

Solutions to Embedded System Design Challenges Part II

DIGITAL FUNDAMENTALS

DEDICATED TO EMBEDDED SOLUTIONS

INVESTIGATING UNKNOWN IRIG CHAPTER 4, CLASS I OR II FORMATS

CSE 352 Laboratory Assignment 3

PARALLEL PROCESSOR ARRAY FOR HIGH SPEED PATH PLANNING

Embedded System Design

Synchronization Issues During Encoder / Decoder Tests

Experiment: FPGA Design with Verilog (Part 4)

TABLE 3. MIB COUNTER INPUT Register (Write Only) TABLE 4. MIB STATUS Register (Read Only)

Size Reduction Research for the Universal Initiator CY2001 Report

OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features

A Fast Constant Coefficient Multiplier for the XC6200

Field Programmable Gate Arrays (FPGAs)

Commsonic. Satellite FEC Decoder CMS0077. Contact information

Design and Implementation of an AHB VGA Peripheral

EE178 Lecture Module 4. Eric Crabill SJSU / Xilinx Fall 2005

DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS

Contents Circuits... 1

AT720USB. Digital Video Interfacing Products. DVB-C (QAM-B, 8VSB) Input Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs

AT780PCI. Digital Video Interfacing Products. Multi-standard DVB-T2/T/C Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs

T1 Deframer. LogiCORE Facts. Features. Applications. General Description. Core Specifics

A Flash Time-to-Digital Converter with Two Independent Time Coding Lines. Ryszard Szplet, Zbigniew Jachna, Jozef Kalisz

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)

Transcription:

Advances in Telemetry Capability as Demonstrated on an Affordable Precision Mortar by Michael L. Don ARL-RP-378 June 2012 A reprint from Proceedings of the International Telemetry Conference, Las Vegas, NV, pp. 1 10, 24 27 October 2011. Approved for public release; distribution is unlimited.

NOTICES Disclaimers The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents. Citation of manufacturer s or trade names does not constitute an official endorsement or approval of the use thereof. Destroy this report when it is no longer needed. Do not return it to the originator.

Army Research Laboratory Aberdeen Proving Ground, MD 21005 ARL-RP-378 June 2012 Advances in Telemetry Capability as Demonstrated on an Affordable Precision Mortar Michael L. Don Weapons and Materials Research Directorate, ARL A reprint from Proceedings of the International Telemetry Conference, Las Vegas, NV, pp. 1 10, 24 27 October 2011. Approved for public release; distribution is unlimited.

REPORT DOCUMENTATION PAGE Form Approved OMB No. 0704-0188 Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number. PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS. 1. REPORT DATE (DD-MM-YYYY) June 2012 2. REPORT TYPE Reprint 4. TITLE AND SUBTITLE Advances in Telemetry Capability as Demonstrated on an Affordable Precision Mortar 3. DATES COVERED (From - To) 24 27 October 2011 5a. CONTRACT NUMBER 5b. GRANT NUMBER 5c. PROGRAM ELEMENT NUMBER 6. AUTHOR(S) Michael L. Don 5d. PROJECT NUMBER 5e. TASK NUMBER 5f. WORK UNIT NUMBER 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) U.S. Army Research Laboratory ATTN: RDRL-WML-F Aberdeen Proving Ground, MD 21005 8. PERFORMING ORGANIZATION REPORT NUMBER ARL-RP-378 9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) 10. SPONSOR/MONITOR S ACRONYM(S) 11. SPONSOR/MONITOR'S REPORT NUMBER(S) 12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution is unlimited. 13. SUPPLEMENTARY NOTES A reprint from Proceedings of the International Telemetry Conference, Las Vegas, NV, pp. 1 10, 24 27 October 2011. 14. ABSTRACT This report presents three telemetry techniques demonstrated on an affordable precision mortar that allowed the guidance, navigation, and control (GNC) system to be effectively analyzed. The first is a technique for the real-time integration and extraction of GPS data into a sensor telemetry stream. The second is a method for increasing telemetry bandwidth by saving a short period of high rate data and then broadcasting it over the rest of the flight test. Lastly an on-board data storage implementation using a MicroSD card is presented. 15. SUBJECT TERMS telemetry processing, FPGA, SD card, GPS, decommutator 16. SECURITY CLASSIFICATION OF: a. REPORT Unclassified b. ABSTRACT Unclassified c. THIS PAGE Unclassified 17. LIMITATION OF ABSTRACT UU ii 18. NUMBER OF PAGES 14 19a. NAME OF RESPONSIBLE PERSON Michael L. Don 19b. TELEPHONE NUMBER (Include area code) 410-306-0775 Standard Form 298 (Rev. 8/98) Prescribed by ANSI Std. Z39.18

ADVANCES IN TELEMETRY CAPABILITY AS DEMONSTRATED ON AN AFFORDABLE PRECISION MORTAR Michael L. Don U.S. Army Research Laboratory Aberdeen Proving Grounds, MD ABSTRACT This paper presents three telemetry techniques demonstrated on an affordable precision mortar that allowed the guidance, navigation, and control (GNC) system to be effectively analyzed. The first is a technique for the real-time integration and extraction of GPS data into a sensor telemetry stream. The second is a method for increasing telemetry bandwidth by saving a short period of high rate data and then broadcasting it over the rest of the flight test. Lastly an onboard data storage implementation using a MicroSD card is presented. KEY WORDS Telemetry Processing, FPGA, SD card, GPS, Decom. INTRODUCTION The U.S. Army Research Laboratory (ARL) is developing a flight controlled mortar (FCMortar) in conjunction with the Naval Surface Warfare Center. This program aims to develop an affordable guidance and control system, packaged into a fuze kit, that screws onto the fuse threads of a standard 81-mm high explosive projectile. Early flight tests verified the design of fin sets and forward section extensions. The rounds were instrumented with an ARL designed diagnostic telemetry module embedded within the body of the projectile (1). This module, named MIDAS (Multifunctional Instrumentation and Data Acquisition System), encodes analog sensor data into a pulse code modulated (PCM) stream and transmits it to a ground station. Although the original PCM encoder design was sufficient for early phases of the program, the introduction of a GPS receiver and GNC subsections in later tests created new telemetry challenges. This paper presents three of the techniques developed to overcome these challenges. The first is a technique for the real-time integration and extraction of GPS data into a sensor telemetry stream. The second is a method for increasing telemetry bandwidth by saving a short period of high rate data and then broadcasting it over the rest of the flight test. Lastly an on-board data storage implementation using a MicroSD card is presented. 1

GPS INTEGRATION Although ARL has extensive experience with munitions telemetry, GPS receivers are a recent addition to the ARL instrumentation suite. The FCMortar project was the first ARL exposure to a GPS receiver produced by Mayflower Communications. Due to the risk associated with integrating a new GPS receiver into a mortar, all of the GPS data was required to be available during flight experiments in real-time as well as recorded for post-processing. A method was needed to integrate the GPS data into the existing sensor telemetry stream and extract it at the ground station. Before this method is presented, a review of the original PCM encoder design is necessary. Figure 1 shows a functional block diagram of the MIDAS PCM encoder before the GPS integration logic was added. Analog sensor data is multiplexed into an analog to digital converter (A/D). The FPGA serially shifts the digital data into an input shift register. A commutator inserts the sensor data into the telemetry frames which are saved into an off chip RAM. The RAM acts as a buffer which delays the data about 100 ms before it is read into an output shift register and serially shifted out to the transmitter. This delay allows data sampled within the mortar gun tube to be transmitted later after exiting the tube, preventing the transmission interference of the gun tube from corrupting the in-bore data. Telemetry data was formatted into 48, 16 bit words and transmitted at a rate of 4 Mbit/s. Figure 1: Original MIDAS PCM encoder block diagram There were two general options for integrating the GPS data into the telemetry frames. One possible method would have been to decode all of the GPS messages in MIDAS and integrate the decoded data values into the telemetry frames. This was unpractical using the current MIDAS FPGA since there were 15 different messages, some of which were 424 bytes long containing 150 different data values. A simpler method was to insert the raw universal asynchronous receiver/transmitter (UART) bytes directly into the telemetry stream. Figure 2 shows a block diagram of the new MIDAS configuration used to integrate the GPS data. The GPS receiver 2

transmits data messages using a UART at a rate of 115200 baud. In order to interface with the GPS receiver, a custom UART core was developed to receive the incoming data while minimizing FPGA resources. In order to transfer the GPS UART data from the UART clock domain to the PCM stream clock domain, a first in, first out memory (FIFO) scheme was employed (2). UART words received from the GPS are written to the FIFO using the UART system clock. The PCM control logic then reads this data from the FIFO using the PCM clock and inserts the UART words into the telemetry frames. The 8 bit UART bytes are converted into 16 bit telemetry words by adding zeros to the most significant bits. AAAA hex is used as a placeholder when there is no valid data available. Figure 2: New MIDAS PCM encoder block diagram Although inserting the raw UART data into the telemetry stream made the MIDAS processing easier, it posed a problem for monitoring the GPS data at the ground station. The telemetry software we employed was unable to decode and display the complex GPS messages in real time. In order to solve this problem, a custom decom box was created. This decom box extracted the UART data from the PCM stream and sent it to a PC for further processing. Figure 3 shows a functional block diagram of the decom box. Using data and clock signals supplied by the ground station, the data is shifted into an input shift register. Control logic identifies synchronization words to determine frame boundaries. The UART words can then be located and checked for valid data. Valid data is determined by checking the most significant bits which are zero if valid, or non-zero if invalid as described above. Valid data is then written to a FIFO. The custom UART core designed for the MIDAS FPGA is then re-used here to send the data in the FIFO to a COTS UART to USB converter. This scheme not only allowed all of the GPS data to be recorded, but also allowed it to be available to a PC COM port in real-time, enabling us to use Mayflower s own parser program to decode and view the GPS data. The ability to view this data in real-time was essential during the development and debugging of the rounds, as well as the flight tests. 3

Figure 3: Decom Box block diagram TELEMETRY BANDWIDTH CONSERVATION As FCMortar progressed, more of the finalized design was added to the rounds. A DSP was added to the design to implement GNC algorithms. Telemetry frames now needed to include GNC information. It was decided that half of the frames would contain MIDAS sensor data, and half GNC data. This effectively cut the MIDAS data rate in half creating a severe data bandwidth shortage. Unique test conditions presented a solution to this problem. Much of the telemetry bandwidth was taken up by high speed sensors that were only needed in-bore at the beginning of the flight. By saving this high speed data for a short duration at the beginning of flight and then playing it back over the rest of the test, the available telemetry bandwidth could be significantly increased. Figure 4: Telemetry Bandwidth Conservation block diagram 4

Figure 4 shows a functional block diagram of the telemetry bandwidth conservation scheme employed. The high speed PCM encoder block implements the functions of the PCM encoder shown before in Figure 2. This runs at a rate of 4 Mbit/s with frames made up of 96, 16 bit words. These frames are saved in a circular buffer of 32768 words using the off chip RAM. 48 of the words are selected from the 96 word high speed frames to create 2 Mbit/s low speed frames. These words are saved into a FIFO and combined with the 2 Mbit/s GNC data to form a 4 Mbit/s combined PCM stream. Once a g-switch indicator triggers, the PCM encoder waits 100 ms and then switches from saving data to reading from RAM. 32768 words provide about 131 ms of record time, thus sensor data 31 ms before the g-switch and 100 ms after the g-switch is saved in RAM. This saved in-bore high speed data is inserted into one word per frame of the low speed MIDAS frames. At one word per frame at 2 Mbit/s, it takes about 12.5 seconds to transmit all of the saved high speed data. This allows the data to be transmitted more than twice for a typical flight test that lasts about 30 seconds. Table 1 shows the statistics of the saved in-bore high speed 96 word frames. The sensors are grouped by sampling rate. The Number of sensors column indicates the number of sensors that were sampled at the given sampling rate. The Rate sub-total column is the sampling rate multiplied by the number of sensors. In all, there were a total of 30 sensors, with 10 of those sensors sampled at high rates, mainly to capture short in-bore events. The total data rate of all of the sensors was 224 K samples/s. Table 2 shows the statistics for the lower speed MIDAS frames that were transmitted throughout the flight test. Here only one sensor was required to be sampled at a high rate, allowing all of the necessary data to be captured in 48 word frames at a total sampling rate of 117 K samples/s. This shows the dramatic increase in telemetry bandwidth gained by this scheme. If all the MIDAS sensor data was sampled at the same rate throughout the whole flight, roughly twice of the bandwidth would have been required. By only saving the high rate data for a short period at the beginning of flight where it was crucial, and then integrating this data into the rest of the telemetry frames over the course of the flight test, the MIDAS telemetry rate could be cut in half. Words/Frame Data rate (K Words/s) Number of sensors Rate sub-total (K Words/s) 1 2.60 20 52.1 2 5.21 5 26.0 4 10.4 2 20.8 16 41.7 3 125 Total: Total: 30 224 Table 1: High speed frame statistics Words/Frame Data rate (K Words/s) Number of sensors Rate sub-total (K Words/s) 1 2.60 29 75.5 16 41.7 1 41.7 Total: Total: 30 117 Table 2: Low speed frame statistics 5

ON-BOARD DATA STORAGE USING A MICROSD CARD Once again problems arose in later flight tests that resulted in the development of new telemetry techniques. Interference problems between the telemetry transmission and GPS reception initiated a search for alternative means of telemetry data recovery. Since the test rounds were recoverable, on-board storage was a viable option that would solve the GPS interference problem. A storage scheme was developed that used MicroSD cards which are small, cheap, and contain abundant data storage. SD cards are equipped with a standard serial peripheral interface (SPI) supported by many microprocessors (3). The high speed PCM data, however, could not be processed by an inexpensive microprocessor. It follows that the ideal implementation was to use an FPGA to format the incoming PCM data and to implement the SD card interface using a soft processor instantiated into the FPGA. A CoreABC soft processor from Actel was chosen which allowed for easy programming in assembly language within Actel s Libero design environment and provided bus interfaces to Actel SPI and UART cores (4). Due to occasional delays during the SD card writing, an external RAM was added to the design for additional data buffering. Figure 5 shows a simplified block diagram of the SD card recording implementation. During data recording, the incoming PCM stream is processed and written into a FIFO. When the FIFO is almost full, data from the FIFO is written to RAM using the FIFO address counter for the address. After 512 bytes have been written to RAM, the RAM data is read back using the SD address counter and written to the SD card though the SPI interface. To read from the SD card, no buffering is necessary. Data is read through the SPI interface and sent out of a UART peripheral. The design was verified to write up to 4 Mbit/s, with reading speed limited by the UART receiver. To date this design has not been used in a flight test, but it has been employed in a wind tunnel test where the test environment made RF transmission impossible. 6

Figure 5: SD card control block diagram CONCLUSION The FCMortar program presented several problems which called for creative solutions. Custom decommutation, on-board data storage, and telemetry bandwidth conservation techniques were all developed to overcome unique diagnostic and telemetry challenges. In addition to advancing the FCMortar program, these solutions will extend ARL s telemetry capabilities for future programs. NOMENCLATURE A/D analog to digital converter ARL Army Research Laboratory CLK clock COM communication COTS commercial off-the-shelf Decom - decommutator DSP - digital signal processor SD card secure digital card FCMotar flight controlled mortar FIFO first in, first out (memory) FPGA field programmable gate array GNC guidance, navigation, and control GPS global positioning system MIDAS - Multifunctional Instrumentation and Data Acquisition System PC personal computer 7

PCM pulse code modulated RAM random access memory Reg. register SPI serial peripheral interface UART universal asynchronous receiver/transmitter USB universal serial bus ACKNOWLEDGEMENTS I would like to thank two of my co-workers at ARL for their contributions: Pete Muller for designing the MIDAS hardware and original FPGA PCM encoder. Mark Ilg for the initial ideas to save high speed in-bore data and to use an SD card for onboard storage. REFERENCES 1. Condon, John A. et al, "Design and Experimental Results of a Developmental 81mm Flight- Controlled Mortar," Aberdeen Proving Grounds, MD, U.S. Army Research Laboratory, 2011. 2. Chu, Pong P., RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability, Hoboken, NJ, John Wiley & Sons, Inc., 2006. p. 652. 3. Technical Committee SD Card Association, "SD Specifications Part 1 Physical Layer Simplified Specification Version 2.00," San Ramon, CA, SD Card Association, 2006. 4. Actel Corporation, "CoreABC v3.1 Handbook," Mountain View, CA, Actel Corporation, 2010. 8

NO. OF COPIES ORGANIZATION 1 DEFENSE TECHNICAL (PDF INFORMATION CTR only) DTIC OCA 8725 JOHN J KINGMAN RD STE 0944 FORT BELVOIR VA 22060-6218 1 DIRECTOR US ARMY RESEARCH LAB IMNE ALC HRR 2800 POWDER MILL RD ADELPHI MD 20783-1197 1 DIRECTOR US ARMY RESEARCH LAB RDRL CIO LL 2800 POWDER MILL RD ADELPHI MD 20783-1197 9

INTENTIONALLY LEFT BLANK. 10