TMS320VC5501/5502/5503/5507/5509/5510 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide
|
|
- Ezra Dawson
- 6 years ago
- Views:
Transcription
1 TMS320VC5501/5502/5503/5507/5509/5510 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide Literature Number: April 2005
2 Preface Read This First About This Manual This manual describes the type of multichannel buffered serial ports (McBSP) available on the TMS320C55x DSPs. The McBSPs provide a direct serial interface between a C55x DSP and other devices in a system. For the number of McBSPs available on a particular C55x device, see the device-specific data manual. Notational Conventions This document uses the following conventions. When the part number TMS320VC5509 is used, it refers both to TMS320VC5509 devices and to TMS320VC5509A devices. In most cases, hexadecimal numbers are shown with the suffix h. For example, the following number is a hexadecimal 40 (decimal 64): 40h Similarly, binary numbers often are shown with the suffix b. For example, the following number is the decimal number 4 shown in binary form: 0100b If a signal or pin is active low, it has an overbar. For example, the RESET signal is active low. Related Documentation From Texas Instruments The following documents describe the C55x devices and related support tools. Copies of these documents are available on the Internet at Tip: Enter the literature number in the search box provided at TMS320VC5501 Fixed-Point Digital Signal Processor Data Manual (literature number SPRS206) describes the features of the TMS320VC5501 fixed-point DSP and provides signal descriptions, pinouts, electrical specifications, and timings for the device. Read This First iii
3 Related Documentation From Texas Instruments TMS320VC5502 Fixed-Point Digital Signal Processor Data Manual (literature number SPRS166) describes the features of the TMS320VC5502 fixed-point DSP and provides signal descriptions, pinouts, electrical specifications, and timings for the device. TMS320VC5503 Fixed-Point Digital Signal Processor Data Manual (literature number SPRS245) describes the features of the TMS320VC5503 fixed-point DSP and provides signal descriptions, pinouts, electrical specifications, and timings for the device. TMS320VC5507 Fixed-Point Digital Signal Processor Data Manual (literature number SPRS244) describes the features of the TMS320VC5507 fixed-point DSP and provides signal descriptions, pinouts, electrical specifications, and timings for the device. TMS320VC5509 Fixed-Point Digital Signal Processor Data Manual (literature number SPRS163) describes the features of the TMS320VC5509 fixed-point DSP and provides signal descriptions, pinouts, electrical specifications, and timings for the device. TMS320VC5509A Fixed-Point Digital Signal Processor Data Manual (literature number SPRS205) describes the features of the TMS320VC5509A fixed-point DSP and provides signal descriptions, pinouts, electrical specifications, and timings for the device. TMS320VC5510 Fixed-Point Digital Signal Processor Data Manual (literature number SPRS076) describes the features of the TMS320VC5510 fixed-point DSP and provides signal descriptions, pinouts, electrical specifications, and timings for the device. TMS320C55x Technical Overview (literature number SPRU393) introduces the TMS320C55x DSPs, the latest generation of fixed-point DSPs in the TMS320C5000 DSP platform. Like the previous generations, this processor is optimized for high performance and low-power operation. This book describes the CPU architecture, low-power enhancements, and embedded emulation features. TMS320C55x DSP CPU Reference Guide (literature number SPRU371) describes the architecture, registers, and operation of the CPU for the TMS320C55x DSPs. TMS320C55x DSP Peripherals Overview Reference Guide (literature number SPRU317) introduces the peripherals, interfaces, and related hardware that are available on TMS320C55x DSPs. iv
4 Related Documentation Related Documentation From Texas Instruments From Texas / Trademarks Instruments TMS320C55x DSP Algebraic Instruction Set Reference Guide (literature number SPRU375) describes the TMS320C55x DSP algebraic instructions individually. Also includes a summary of the instruction set, a list of the instruction opcodes, and a cross-reference to the mnemonic instruction set. TMS320C55x DSP Mnemonic Instruction Set Reference Guide (literature number SPRU374) describes the TMS320C55x DSP mnemonic instructions individually. Also includes a summary of the instruction set, a list of the instruction opcodes, and a cross-reference to the algebraic instruction set. TMS320C55x Optimizing C/C++ Compiler User s Guide (literature number SPRU281) describes the TMS320C55x C/C++ Compiler. This C/C++ compiler accepts ISO standard C and C++ source code and produces assembly language source code for TMS320C55x devices. TMS320C55x Assembly Language Tools User s Guide (literature number SPRU280) describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for TMS320C55x devices. TMS320C55x DSP Programmer s Guide (literature number SPRU376) describes ways to optimize C and assembly code for the TMS320C55x DSPs and explains how to write code that uses special features and instructions of the DSPs. Trademarks TMS320C5000, TMS320C55x, and C55x are trademarks of Texas Instruments. Other trademarks are the property of their respective owners. Read This First v
5 vi This page is intentionally left blank.
6 Contents Contents 1 Introduction to the McBSP Introduction Key Features of the McBSP Block Diagram of the McBSP McBSP Pins McBSP Operation Data Transfer Process of a McBSP Data Transfer Process for Word Length of 8, 12, or 16 Bits Data Transfer Process for Word Length of 20, 24, or 32 Bits Companding (Compressing and Expanding) Data Companding Formats Capability to Compand Internal Data Reversing Bit Order: Option to Transfer LSB First Clocking and Framing Data Clocking Serial Words Frames and Frame Synchronization Detecting Frame-Sync Pulses, Even in the Reset State Ignoring Unexpected Frame-Sync Pulses Frame Frequency Maximum Frame Frequency Frame Phases Number of Phases, Words, and Bits Per Frame Single-Phase Frame Example Dual-Phase Frame Example Implementing the AC97 Standard With a Dual-Phase Frame McBSP Reception McBSP Transmission Interrupts and DMA Events Generated by a McBSP Sample Rate Generator of the McBSP Sample Rate Generator Clock Generation in the Sample Rate Generator Choosing an Input Clock Choosing a Polarity for the Input Clock vii
7 Contents Choosing a Frequency for the Output Clock (CLKG) Keeping CLKG Synchronized to an External Input Clock Frame Sync Generation in the Sample Rate Generator Choosing the Width of the Frame-Sync Pulse on FSG Controlling the Period Between the Starting Edges of Frame-Sync Pulses on... FSG Synchronizing Sample Rate Generator Outputs to an External Clock Synchronization Examples Reset and Initialization Procedure for the Sample Rate Generator Sample Rate Generator Clocking Examples Double-Rate ST-Bus Clock Single-Rate ST-Bus Clock Other Double-Rate Clock McBSP Exception/Error Conditions McBSP Exception/Error Conditions Overrun in the Receiver Example of the Overrun Condition Example of Preventing the Overrun Condition Unexpected Receive Frame-Sync Pulse Possible Responses to Receive Frame-Sync Pulses Example of an Unexpected Receive Frame-Sync Pulse Preventing Unexpected Receive Frame-Sync Pulses Overwrite in the Transmitter Example of the Overwrite Condition Preventing Overwrites Underflow in the Transmitter Example of the Underflow Condition Example of Preventing the Underflow Condition Unexpected Transmit Frame-Sync Pulse Possible Responses to Transmit Frame-Sync Pulses Example of an Unexpected Transmit Frame-Sync Pulse Preventing Unexpected Transmit Frame-Sync Pulses Multichannel Selection Modes Channels, Blocks, and Partitions Multichannel Selection Configuring a Frame for Multichannel Selection Using Two Partitions Assigning Blocks to Partitions A and B Reassigning Blocks During Reception/Transmission Using Eight Partitions Receive Multichannel Selection Mode Transmit Multichannel Selection Mode viii
8 Contents Disabling/Enabling Versus Masking/Unmasking Activity on McBSP Pins for Different Values of XMCM Using Interrupts Between Block Transfers SPI Operation Using the Clock Stop Mode SPI Protocol Clock Stop Mode Bits Used to Enable and Configure the Clock Stop Mode Clock Stop Mode Timing Diagrams Procedure for Configuring a McBSP for SPI Operation McBSP as the SPI Master McBSP as an SPI Slave Receiver Configuration Configuring the McBSP Receiver Programming McBSP Registers for Desired Receiver Operation Resetting and Enabling the Receiver Reset Considerations Setting the Receiver Pins to Operate as McBSP Pins Enabling/Disabling the Digital Loopback Mode About the Digital Loopback Mode Enabling/Disabling the Clock Stop Mode About the Clock Stop Mode Enabling/Disabling the Receive Multichannel Selection Mode Choosing One or Two Phases for the Receive Frame Setting the Receive Word Length(s) About the Word Length Bits Setting the Receive Frame Length About the Selected Frame Length Enabling/Disabling the Receive Frame-Sync Ignore Function About Unexpected Frame-Sync Pulses and the Frame-Sync Ignore Function Setting the Receive Companding Mode Setting the Receive Data Delay About the Data Delay Bit Data Delay Bit Data Delay Setting the Receive Sign-Extension and Justification Mode About the Sign Extension and the Justification Setting the Receive Interrupt Mode About the Receive Interrupt and the Associated Modes Setting the Receive Frame-Sync Mode About the Receive Frame-Sync Modes Setting the Receive Frame-Sync Polarity Contents ix
9 Contents About Frame Sync Pulses, Clock Signals, and Their Polarities Setting the SRG Frame-Sync Period and Pulse Width About the Frame-Sync Period and the Frame-Sync Pulse Width Setting the Receive Clock Mode Selecting a Source for the Receive Clock and a Data Direction for the CLKR Pin Setting the Receive Clock Polarity About Frame Sync Pulses, Clock Signals, and Their Polarities Setting the SRG Clock Divide-Down Value About the Sample Rate Generator Clock Divider Setting the SRG Clock Synchronization Mode Setting the SRG Clock Mode (Choosing an Input Clock) About the SRG Clock Mode Setting the SRG Input Clock Polarity Using CLKSP/CLKXP/CLKRP to Choose an Input Clock Polarity Transmitter Configuration Configuring the Transmitter Programming McBSP Registers for Desired Transmitter Operation Resetting and Enabling the Transmitter Reset Considerations Setting the Transmitter Pins to Operate as McBSP Pins Enabling/Disabling the Digital Loopback Mode About the Digital Loopback Mode Enabling/Disabling the Clock Stop Mode About the Clock Stop Mode Enabling/Disabling Transmit Multichannel Selection Choosing One or Two Phases for the Transmit Frame Setting the Transmit Word Length(s) About the Word Length Bits Setting the Transmit Frame Length About the Selected Frame Length Enabling/Disabling the Transmit Frame-Sync Ignore Function About Unexpected Frame-Sync Pulses and the Frame-Sync Ignore Function Setting the Transmit Companding Mode Setting the Transmit Data Delay About the Data Delay Bit Data Delay Bit Data Delay Setting the Transmit DXENA Mode About the DXENA Mode Setting the Transmit Interrupt Mode About the Transmitter Interrupt and the Associated Modes x
10 Contents 8.16 Setting the Transmit Frame-Sync Mode About the Transmit Frame-Sync Modes Other Considerations Setting the Transmit Frame-Sync Polarity About Frame Sync Pulses, Clock Signals, and Their Polarities Setting the SRG Frame-Sync Period and Pulse Width About the Frame-Sync Period and the Frame-Sync Pulse Width Setting the Transmit Clock Mode Selecting a Source for the Transmit Clock and a Data Direction for the CLKX Pin Other Considerations Setting the Transmit Clock Polarity About Frame Sync Pulses, Clock Signals, and Their Polarities Setting the SRG Clock Divide-Down Value About the Sample Rate Generator Clock Divider Setting the SRG Clock Synchronization Mode Setting the SRG Clock Mode (Choosing an Input Clock) About the SRG Clock Mode Setting the SRG Input Clock Polarity Using CLKSP/CLKXP/CLKRP to Choose an Input Clock Polarity General-Purpose I/O on the McBSP Pins Using the McBSP Pins for GPIO Emulation, Power, and Reset Considerations McBSP Emulation Mode McBSP Power Management on the TMS320VC5503/5507/5509 and TMS320VC5510 Devices McBSP Power Management on the TMS320VC5501 and TMS320VC5502 Devices Resetting and Initializing a McBSP McBSP Pin States: DSP Reset Versus Receiver/Transmitter Reset DSP Reset, McBSP Reset, and Sample Rate Generator Reset McBSP Initialization Procedure Resetting the Transmitter While the Receiver is Running Data Packing Examples Data Packing Using Frame Length and Word Length Data Packing Using Word Length and the Frame-Sync Ignore Function McBSP Registers Data Receive Registers (DRR1 and DRR2) How Data Travels From the Data Receive (DR) Pin to the DRRs Data Transmit Registers (DXR1 and DXR2) How Data Travels From the DXRs to the Data Transmit (DX) Pin Serial Port Control Registers (SPCR1 and SPCR2) Contents xi
11 Contents 12.4 Receive Control Registers (RCR1 and RCR2) Transmit Control Registers (XCR1 and XCR2) Sample Rate Generator Registers (SRGR1 and SRGR2) Multichannel Control Registers (MCR1 and MCR2) Pin Control Register (PCR) Receive Channel Enable Registers (RCERA-RCERH) RCERs Used in the Receive Multichannel Selection Mode Transmit Channel Enable Registers (XCERA-XCERH) XCERs Used in a Transmit Multichannel Selection Mode McBSP Register Worksheet General Control Registers Multichannel Selection Control Registers A Revision History A-1 xii
12 Figures Figures 1 1 Conceptual Block Diagram of the McBSP McBSP Data Transfer Paths Companding Processes µ-law Transmit Data Companding Format A-Law Transmit Data Companding Format Two Methods by Which the McBSP Can Compand Internal Data McBSP Operating at Maximum Packet Frequency Single-Phase Frame for a McBSP Data Transfer Dual-Phase Frame for a McBSP Data Transfer Implementing the AC97 Standard With a Dual-Phase Frame Timing of an AC97-Standard Data Transfer Near Frame Synchronization McBSP Reception Physical Data Path McBSP Reception Signal Activity McBSP Transmission Physical Data Path McBSP Transmission Signal Activity Conceptual Block Diagram of the Sample Rate Generator Possible Inputs to the Sample Rate Generator and the Polarity Bits CLKG Synchronization and FSG Generation When GSYNC = 1, CLKGDV = 1, and CLKS Provides the Sample Rate Generator Input Clock CLKG Synchronization and FSG Generation When GSYNC = 1, CLKGDV = 3, and CLKS Provides the Sample Rate Generator Input Clock ST-BUS and MVIP Clocking Example Single-Rate Clock Example Double-Rate Clock Example Overrun in the McBSP Receiver Overrun Prevented in the McBSP Receiver Possible Responses to Receive Frame-Sync Pulses An Unexpected Frame-Sync Pulse During a McBSP Reception Proper Positioning of Frame-Sync Pulses Data in the McBSP Transmitter Overwritten and, Therefore, Not Transmitted Underflow During McBSP Transmission Underflow Prevented in the McBSP Transmitter Possible Responses to Transmit Frame-Sync Pulses An Unexpected Frame-Sync Pulse During a McBSP Transmission Proper Positioning of Frame-Sync Pulses Alternating Between the Channels of Partition A and the Channels of Partition B Reassigning Channel Blocks Throughout a McBSP Data Transfer Contents xiii
13 Figures 5 3 McBSP Data Transfer in the 8-Partition Mode Activity on McBSP Pins for the Possible Values of XMCM Typical SPI Interface SPI Transfer With CLKSTP = 10b (no clock delay), CLKXP = 0, CLKRP = SPI Transfer With CLKSTP = 11b (clock delay), CLKXP = 0, CLKRP = SPI Transfer With CLKSTP = 10b (no clock delay), CLKXP = 1, CLKRP = SPI Transfer With CLKSTP = 11b (clock delay), CLKXP = 1, CLKRP = McBSP as the SPI Master McBSP as an SPI Slave Register Bits Used to Reset or Enable the McBSP Receiver Register Bit Used to Set Receiver Pins to Operate as McBSP Pins Register Bit Used to Enable/Disable the Digital Loopback Mode Register Bits Used to Enable/Disable the Clock Stop Mode Register Bit Used to Enable/Disable the Receive Multichannel Selection Mode Register Bit Used to Choose One or Two Phases for the Receive Frame Register Bits Used to Set the Receive Word Length(s) Register Bits Used to Set the Receive Frame Length Register Bit Used to Enable/Disable the Receive Frame-Sync Ignore Function Register Bits Used to Set the Receive Companding Mode Register Bits Used to Set the Receive Data Delay Range of Programmable Data Delay Bit Data Delay Used to Skip a Framing Bit Register Bits Used to Set the Receive Sign-Extension and Justification Mode Register Bits Used to Set the Receive Interrupt Mode Register Bits Used to Set the Receive Frame Sync Mode Register Bit Used to Set Receive Frame-Sync Polarity Data Clocked Externally Using a Rising Edge and Sampled by the McBSP Receiver on a Falling Edge Register Bits Used to Set the SRG Frame-Sync Period and Pulse Width Frame of Period 16 CLKG Periods and Active Width of 2 CLKG Periods Register Bits Used to Set the Receive Clock Mode Register Bit Used to Set Receive Clock Polarity Data Clocked Externally Using a Rising Edge and Sampled by the McBSP Receiver on a Falling Edge Register Bits Used to Set the Sample Rate Generator (SRG) Clock Divide-Down Value Register Bit Used to Set the SRG Clock Synchronization Mode Register Bits Used to Set the SRG Clock Mode (Choose an Input Clock) Register Bits Used to Set the SRG Input Clock Polarity Register Bits Used to Place Transmitter in Reset Register Bit Used to Set Transmitter Pins to Operate as McBSP Pins Register Bit Used to Enable/Disable the Digital Loopback Mode Register Bits Used to Enable/Disable the Clock Stop Mode Register Bits Used to Enable/Disable Transmit Multichannel Selection xiv
14 Figures 8 6 Register Bit Used to Choose One or Two Phases for the Transmit Frame Register Bits Used to Set the Transmit Word Length(s) Register Bits Used to Set the Transmit Frame Length Register Bit Used to Enable/Disable the Transmit Frame-Sync Ignore Function Register Bits Used to Set the Transmit Companding Mode Register Bits Used to Set the Transmit Data Delay Range of Programmable Data Delay Bit Data Delay Used to Skip a Framing Bit Register Bit Used to Set the Transmit DXENA (DX Delay Enabler) Mode DX Delay When DXENA = Register Bits Used to Set the Transmit Interrupt Mode Register Bits Used to Set the Transmit Frame-Sync Mode Register Bit Used to Set Transmit Frame-Sync Polarity Data Clocked Externally Using a Rising Edge and Sampled by the McBSP Receiver on a Falling Edge Register Bits Used to Set the SRG Frame-Sync Period and Pulse Width Frame of Period 16 CLKG Periods and Active Width of 2 CLKG Periods Register Bit Used to Set the Transmit Clock Mode Register Bit Used to Set Transmit Clock Polarity Data Clocked Externally Using a Rising Edge and Sampled by the McBSP Receiver on a Falling Edge Register Bits Used to Set the Sample Rate Generator (SRG) Clock Divide-Down Value Register Bit Used to Set the SRG Clock Synchronization Mode Register Bits Used to Set the SRG Clock Mode (Choose an Input Clock) Register Bits Used to Set the SRG Input Clock Polarity Four 8-Bit Data Words Transferred To/From the McBSP One 32-Bit Data Word Transferred To/From the McBSP Bit Data Words Transferred at Maximum Packet Frequency Configuring the Data Stream of 11 3 as a Continuous 32-Bit Word Data Receive Registers (DRR1 and DRR2) Data Transmit Registers (DXR1 and DXR2) Serial Port Control Registers (SPCR1 and SPCR2) Receive Control Registers (RCR1 and RCR2) Transmit Control Registers (XCR1 and XCR2) Sample Rate Generator Registers (SRGR1 and SRGR2) Multichannel Control Registers (MCR1 and MCR2) Pin Control Register (PCR) Format of the Receive Channel Enable Registers (RCERA-RCERH) Format of the Transmit Channel Enable Registers (XCERA-XCERH) Contents xv
15 Tables Tables 1 1 McBSP Pins McBSP Register Bits That Determine the Number of Phases, Words, and Bits Per Frame Interrupts and DMA Events Generated by a McBSP Effects of DLB and CLKSTP on Clock Modes Choosing an Input Clock for the Sample Rate Generator With the SCLKME and CLKSM Bits Polarity Options for the Input to the Sample Rate Generator Receive Channel Assignment and Control When Eight Receive Partitions Are Used Transmit Channel Assignment and Control When Eight Transmit Partitions Are Used Selecting a Transmit Multichannel Selection Mode With the XMCM Bits Bits Used to Enable and Configure the Clock Stop Mode Effects of CLKSTP, CLKXP, and CLKRP on the Clock Scheme Bit Values Required to Configure the McBSP as an SPI Master Bit Values Required to Configure the McBSP as an SPI Slave Register Bits Used to Reset or Enable the McBSP Receiver Reset State of Each McBSP Pin Register Bit Used to Set Receiver Pins to Operate as McBSP Pins Register Bit Used to Enable/Disable the Digital Loopback Mode Receive Signals Connected to Transmit Signals in Digital Loopback Mode Register Bits Used to Enable/Disable the Clock Stop Mode Register Bit Used to Enable/Disable the Receive Multichannel Selection Mode Register Bit Used to Choose One or Two Phases for the Receive Frame Register Bits Used to Set the Receive Word Length(s) Register Bits Used to Set the Receive Frame Length How to Calculate the Length of the Receive Frame Register Bit Used to Enable/Disable the Receive Frame-Sync Ignore Function Register Bits Used to Set the Receive Companding Mode Register Bits Used to Set the Receive Data Delay Register Bits Used to Set the Receive Sign-Extension and Justification Mode Example: Use of RJUST Field With 12-Bit Data Value 0xABC Example: Use of RJUST Field With 20-Bit Data Value 0xABCDE Register Bits Used to Set the Receive Interrupt Mode Register Bits Used to Set the Receive Frame Sync Mode Select Sources to Provide the Receive Frame-Synchronization Signal and the Effect on the FSR Pin Register Bit Used to Set Receive Frame-Sync Polarity xvi
16 Tables 7 22 Register Bits Used to Set the SRG Frame-Sync Period and Pulse Width Register Bits Used to Set the Receive Clock Mode Select Sources to Provide the Receive Clock Signal and the Effect on the CLKR Pin Register Bit Used to Set Receive Clock Polarity Register Bits Used to Set the Sample Rate Generator (SRG) Clock Divide-Down Value Register Bit Used to Set the SRG Clock Synchronization Mode Register Bits Used to Set the SRG Clock Mode (Choose an Input Clock) Register Bits Used to Set the SRG Input Clock Polarity Register Bits Used to Place Transmitter in Reset Reset State of Each McBSP Pin Register Bit Used to Set Transmitter Pins to Operate as McBSP Pins Register Bit Used to Enable/Disable the Digital Loopback Mode Receive Signals Connected to Transmit Signals in Digital Loopback Mode Register Bits Used to Enable/Disable the Clock Stop Mode Register Bits Used to Enable/Disable Transmit Multichannel Selection Register Bit Used to Choose One or Two Phases for the Transmit Frame Register Bits Used to Set the Transmit Word Length(s) Register Bits Used to Set the Transmit Frame Length How to Calculate Frame Length Register Bit Used to Enable/Disable the Transmit Frame-Sync Ignore Function Register Bits Used to Set the Transmit Companding Mode Register Bits Used to Set the Transmit Data Delay Register Bit Used to Set the Transmit DXENA (DX Delay Enabler) Mode Register Bits Used to Set the Transmit Interrupt Mode Register Bits Used to Set the Transmit Frame-Sync Mode How FSXM and FSGM Select the Source of Transmit Frame-Sync Pulses Register Bit Used to Set Transmit Frame-Sync Polarity Register Bits Used to Set the SRG Frame-Sync Period and Pulse Width Register Bit Used to Set the Transmit Clock Mode How the CLKXM Bit Selects the Transmit Clock and the Corresponding Status of the CLKX Pin Register Bit Used to Set Transmit Clock Polarity Register Bits Used to Set the Sample Rate Generator (SRG) Clock Divide-Down Value Register Bit Used to Set the SRG Clock Synchronization Mode Register Bits Used to Set the SRG Clock Mode (Choose an Input Clock) Register Bits Used to Set the SRG Input Clock Polarity How To Use McBSP Pins for General-Purpose I/O McBSP Emulation Modes Selectable With the FREE and SOFT Bits of SPCR Reset State of Each McBSP Pin SPCR1 Bit Descriptions SPCR2 Bit Descriptions RCR1 BIt Descriptions Contents xvii
17 Tables 12 4 RCR2 Bit Descriptions XCR1 Bit Descriptions XCR2 Bit Descriptions SRGR1 Bit Descriptions SRGR2 Bit Descriptions MCR1 Bit Descriptions MCR2 Bit Descriptions PCR Bit Descriptions Description For Bit x of a Receive Channel Enable Register (x = 0, 1, 2,..., or 15) Use of the Receive Channel Enable Registers Description For Bit x of a Transmit Channel Enable Register (x = 0, 1, 2,..., or 15) Use of the Transmit Channel Enable Registers in a Transmit Multichannel Selection Mode A 1 Document Revision History A-1 xviii
18 Chapter 1 Introduction to the McBSP This chapter offers an introduction on multichannel buffered serial port (McBSP) for the TMS320C55x DSPs. Topic Page 1.1 Introduction Key Features of the McBSP Block Diagram of the McBSP McBSP Pins
19 Introduction / Key Features of the McBSP 1.1 Introduction The TMS320C55x DSPs provide multiple high-speed, multichannel buffered serial ports (McBSPs) that allow direct interface to other C55x DSPs, codecs, and other devices in a system. For the number of McBSPs available on a particular C55x device, see the device-specific data manual. 1.2 Key Features of the McBSP The McBSP provides: Full-duplex communication Double-buffered transmission and triple-buffered reception, which allow a continuous data stream Independent clocking and framing for reception and for transmission The capability to send interrupts to the CPU and to send DMA events to the DMA controller 128 channels for transmission and for reception Multichannel selection modes that enable you to allow or block transfers in each of the channels Direct interface to industry-standard codecs, analog interface chips (AICs), and other serially connected A/D and D/A devices Support for external generation of clock signals and frame-synchronization (frame-sync) signals A programmable sample rate generator for internal generation and control of clock signals and frame-sync signals Programmable polarity for frame-sync pulses and for clock signals Direct interface to: T1/E1 framers MVIP switching compatible and ST-BUS compliant devices including: MVIP framers H.100 framers SCSA framers IOM-2 compliant devices AC97 compliant devices (The necessary multiphase frame capability is provided.) IIS compliant devices SPI devices 1-2 Introduction to the McBSP
20 Key Features of the McBSP A wide selection of data sizes: 8, 12, 16, 20, 24, and 32 bits Note: A value of the chosen data size is referred to as a serial word or word throughout the McBSP documentation. Elsewhere, word is used to describe a 16-bit value. µ-law and A-law companding The option of transmitting/receiving 8-bit data with the LSB first Status bits for flagging exception/error conditions The capability to use the McBSP pins as general-purpose I/O pins Introduction to the McBSP 1-3
21 Block Diagram of the McBSP 1.3 Block Diagram of the McBSP The McBSP consists of a data-flow path and a control path connected to external devices by seven pins as shown in Figure 1 1. Figure 1 1. Conceptual Block Diagram of the McBSP DR pin DX pin McBSP Compand ÁÁÁÁ RSR[1,2] ÁÁÁÁ RBR[1,2] ÁÁÁÁ ÁÁÁÁ Expand DRR[1,2] ÁÁÁÁ ÁÁÁÁ ÁÁÁÁ XSR[1,2] Compress DXR[1,2] CLKX pin CLKR pin FSX pin FSR pin CLKS pin Registers for data, clock, and frame synchronization control and monitoring 2 SPCRs 2 RCRs 2 XCRs 2 SRGRs 16-bit peripheral bus PCR 2 MCRs Registers for multichannel control and monitoring 8 RCERs CLKIN pin 8 XCERs ÁÁÁÁÁ DSP ÁÁÁÁÁ clock generator ÁÁÁÁÁ McBSP internal input clock ÁÁÁÁÁ Clock and frame ÁÁÁÁÁ synchronization ÁÁÁÁÁ logic RINT XINT REVT XEVT Interrupts to CPU Synchronization events to DMA controller Clock for McBSP operation McBSP internal input clock: On TMS320VC5503/5507/5509 and TMS320VC5510 devices, this clock is the CPU clock. On TMS320VC5501 and TMS320VC5502 devices, this clock is the slow peripherals clock. 1-4 Introduction to the McBSP
22 Block Diagram of the McBSP Data is communicated to devices interfaced with the McBSP via the data transmit (DX) pin for transmission and the data receive (DR) pin for reception. Control information in the form of clocking and frame synchronization is communicated via the following pins: CLKX (transmit clock), CLKR (receive clock), FSX (transmit frame sync), and FSR (receive frame sync). The CPU and the DMA controller communicate with the McBSP through 16-bit-wide registers accessible via the internal peripheral bus. The CPU or the DMA controller writes the data to be transmitted to the data transmit registers (DXR1, DXR2). Data written to the DXRs is shifted out to DX via the transmit shift registers (XSR1, XSR2). Similarly, receive data on the DR pin is shifted into the receive shift registers (RSR1, RSR2) and copied into the receive buffer registers (RBR1, RBR2). The contents of the RBRs is then copied to the DRRs, which can be read by the CPU or the DMA controller. This allows simultaneous movement of internal and external data communications. DRR2, RBR2, RSR2, DXR2, and XSR2 are not used (written, read, or shifted) if the serial word length is 8 bits, 12 bits, or 16 bits. For larger word lengths, these registers are needed to hold the most significant bits. The remaining registers in Figure 1 1 are registers for controlling McBSP operation. Details about these registers are available in Chapter 12, McBSP Registers. Introduction to the McBSP 1-5
23 McBSP Pins 1.4 McBSP Pins Table 1 1. McBSP Pins Table 1 1 describes the McBSP interface pins. In the Possible States column, I = Input, O = Output, Z = High impedance. Pin Possible States Possible Uses CLKR I/O/Z Supplying or reflecting the receive clock; supplying the input clock of the sample rate generator; general-purpose I/O CLKX I/O/Z Supplying or reflecting the transmit clock; supplying the input clock of the sample rate generator; general-purpose I/O CLKS I Supplying the input clock of the sample rate generator; general-purpose input CLKS is not available on all devices and/or packages. Refer to the device-specific data manual for information on CLKS support. Devices that do not support CLKS also do not support any of the functions associated with CLKS. DR I Receiving serial data; general-purpose input DX O/Z Transmitting serial data; general-purpose output FSR I/O/Z Supplying or reflecting the receive frame-sync signal; controlling sample rate generator synchronization for the case when GSYNC = 1 in SRGR2 FSX I/O/Z Supplying or reflecting the transmit frame-sync signal; general-purpose I/O On some C55x DSPs, some McBSP interface pins may be multiplexed with other pin functions. See the device-specific data manual for more information. 1-6 Introduction to the McBSP
24 Chapter 2 McBSP Operation This chapter details the operation of the McBSP; the way the McBSP transmits or receives all data. Topic Page 2.1 Data Transfer Process of a McBSP Companding (Compressing and Expanding) Data Clocking and Framing Data Frame Phases McBSP Reception McBSP Transmission Interrupts and DMA Events Generated by a McBSP
25 Data Transfer Process of a McBSP 2.1 Data Transfer Process of a McBSP Figure 2 1 shows a diagram of the McBSP data transfer paths. McBSP receive operation is triple buffered, and transmit operation is double buffered. The use of registers varies depending on whether the defined length of each serial word fits in 16 bits. Figure 2 1. McBSP Data Transfer Paths DR DX Compand ÁÁÁÁ ÁÁÁÁÁÁÁÁÁÁÁÁ RSR[1,2] RBR[1,2] Expand DRR[1,2] ÁÁÁÁÁ Compress ÁÁÁÁ XSR[1,2] ÁÁÁÁÁÁÁÁ DXR[1,2] To CPU or DMA controller From CPU or DMA controller Data Transfer Process for Word Length of 8, 12, or 16 Bits If the word length is 16 bits or smaller, only one 16-bit register is needed at each stage of the data transfer paths. The registers DRR2, RBR2, RSR2, DXR2, and XSR2 are not used (written, read, or shifted). Receive data arrives on the DR pin and is shifted into receive shift register 1 (RSR1). Once a full word is received, the content of RSR1 is copied to receive buffer register 1 (RBR1), only if RBR1 is not full with previous data. RBR1 is then copied to data receive register 1 (DRR1), unless the previous content of DRR1 has not been read by the CPU or the DMA controller. If the companding feature of the McBSP is implemented, the required word length is 8 bits and receive data is expanded into the appropriate format before being passed from RBR1 to DRR1. Transmit data is written by the CPU or the DMA controller to data transmit register 1 (DXR1). If there is no previous data in transmit shift register (XSR1), the value in DXR1 is copied to XSR1; otherwise, DXR1 is copied to XSR1 when the last bit of the previous data is shifted out on the DX pin. If selected, the companding module compresses 16-bit data into the appropriate 8-bit format before passing it to XSR1. After transmit frame synchronization, the transmitter begins shifting bits from XSR1 to the DX pin. 2-2 McBSP Operation
32-Bit-Digital Signal Controller TMS320F2833x
Module 13: Multichannel Buffered Serial Port F2833x 32-Bit-Digital Signal Controller TMS320F2833x Texas Instruments Incorporated European Customer Training Centre University of Applied Sciences Zwickau
More informationDSP in Communications and Signal Processing
Overview DSP in Communications and Signal Processing Dr. Kandeepan Sithamparanathan Wireless Signal Processing Group, National ICT Australia Introduction to digital signal processing Introduction to digital
More informationLogic Devices for Interfacing, The 8085 MPU Lecture 4
Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs
More informationTMS320DM646x DMSoC Video Port Interface (VPIF) User's Guide
TMS320DM646x DMSoC Video Port Interface (VPIF) User's Guide Literature Number: SPRUER9D November 2009 2 Preface... 10 1 Introduction... 12 1.1 Overview... 12 1.2 Features... 13 1.3 Features Not Supported...
More informationParallel Peripheral Interface (PPI)
The World Leader in High Performance Signal Processing Solutions Parallel Peripheral Interface (PPI) Support Email: china.dsp@analog.com ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance
More informationHello, and welcome to this presentation of the STM32 Serial Audio Interface. I will present the features of this interface, which is used to connect
Hello, and welcome to this presentation of the STM32 Serial Audio Interface. I will present the features of this interface, which is used to connect external audio devices 1 The Serial Audio Interface
More informationThe World Leader in High Performance Signal Processing Solutions. Section 15. Parallel Peripheral Interface (PPI)
The World Leader in High Performance Signal Processing Solutions Section 5 Parallel Peripheral Interface (PPI) L Core Timer 64 Performance Core Monitor Processor ADSP-BF533 Block Diagram Instruction Memory
More informationSection 14 Parallel Peripheral Interface (PPI)
Section 14 Parallel Peripheral Interface (PPI) 14-1 a ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance Monitor JTAG/ Debug Core Processor LD 32 LD1 32 L1 Data Memory SD32 DMA Mastered
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationBUSES IN COMPUTER ARCHITECTURE
BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.
More informationREAL-TIME DIGITAL SIGNAL PROCESSING from MATLAB to C with the TMS320C6x DSK
REAL-TIME DIGITAL SIGNAL PROCESSING from MATLAB to C with the TMS320C6x DSK Thad B. Welch United States Naval Academy, Annapolis, Maryland Cameron KG. Wright University of Wyoming, Laramie, Wyoming Michael
More informationInterfacing Analog to Digital Data Converters. A/D D/A Converter 1
Interfacing Analog to Digital Data Converters A/D D/A Converter 1 In most of the cases, the PPI 8255 is used for interfacing the analog to digital converters with microprocessor. The analog to digital
More informationInterfacing the TLC5510 Analog-to-Digital Converter to the
Application Brief SLAA070 - April 2000 Interfacing the TLC5510 Analog-to-Digital Converter to the TMS320C203 DSP Perry Miller Mixed Signal Products ABSTRACT This application report is a summary of the
More informationa Engineer To Engineer Note EE-156
a Engineer To Engineer Note EE-156 Phone: (800) ANALOG-D, FAX: (781) 461-3010, EMAIL: dsp.support@analog.com, FTP: ftp.analog.com, WEB: www.analog.com/dsp Support for the H.100 protocol on the ADSP-2191
More informationDigital Signal Processing
Real-Time Second Edition Digital Signal Processing from MATLAB to C with the TMS320C6X DSPs Thad B. Welch Boise State University, Boise, Idaho Cameron H.G. Wright University of Wyoming, Laramie, Wyoming
More informationCSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz
CSE140L: Components and Design Techniques for Digital Systems Lab CPU design and PLDs Tajana Simunic Rosing Source: Vahid, Katz 1 Lab #3 due Lab #4 CPU design Today: CPU design - lab overview PLDs Updates
More informationPivoting Object Tracking System
Pivoting Object Tracking System [CSEE 4840 Project Design - March 2009] Damian Ancukiewicz Applied Physics and Applied Mathematics Department da2260@columbia.edu Jinglin Shen Electrical Engineering Department
More informationLaboratory Exercise 4
Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be
More informationGeneration and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD
Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD Application Note GA8_0L Klaus Schiffner, Tilman Betz, 7/97 Subject to change Product: Audio Analyzer UPD . Introduction
More information: INTERFACING J-DSP WITH A TI DSK FOR USE IN A SIGNAL PROCESSING CLASS
2006-1513: INTERFACING J-DSP WITH A TI DSK FOR USE IN A SIGNAL PROCESSING CLASS CHIH-WEI HUANG, Arizona State University CHIH-WEI HUANG IS A MASTERS ELECTRICAL ENGINEERING STUDENT AT ARIZONA STATE. HIS
More informationGraduate Institute of Electronics Engineering, NTU Digital Video Recorder
Digital Video Recorder Advisor: Prof. Andy Wu 2004/12/16 Thursday ACCESS IC LAB Specification System Architecture Outline P2 Function: Specification Record NTSC composite video Video compression/processing
More informationLAX_x Logic Analyzer
Legacy documentation LAX_x Logic Analyzer Summary This core reference describes how to place and use a Logic Analyzer instrument in an FPGA design. Core Reference CR0103 (v2.0) March 17, 2008 The LAX_x
More informationWhite Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs
Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationPCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4
PCM ENCODING PREPARATION... 2 PCM... 2 PCM encoding... 2 the PCM ENCODER module... 4 front panel features... 4 the TIMS PCM time frame... 5 pre-calculations... 5 EXPERIMENT... 5 patching up... 6 quantizing
More informationMicroprocessor Design
Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview
More informationA First Laboratory Course on Digital Signal Processing
A First Laboratory Course on Digital Signal Processing Hsien-Tsai Wu and Hong-De Chang Department of Electronic Engineering Southern Taiwan University of Technology No.1 Nan-Tai Street, Yung Kang City,
More informationTMS320C6000: Board Design for JTAG
Application Report SPRA584C - April 2002 320C6000: Board Design for JTAG David Bell Scott Chen Digital Signal Processing Solutions ABSTRACT Designing a 320C6000 DSP board to utilize all of the functionality
More informationHello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used
Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used to convert the external analog voltage-like sensor
More informationDisplay Interfaces. Display solutions from Inforce. MIPI-DSI to Parallel RGB format
Display Interfaces Snapdragon processors natively support a few popular graphical displays like MIPI-DSI/LVDS and HDMI or a combination of these. HDMI displays that output any of the standard resolutions
More informationOptical Link Evaluation Board for the CSC Muon Trigger at CMS
Optical Link Evaluation Board for the CSC Muon Trigger at CMS 04/04/2001 User s Manual Rice University, Houston, TX 77005 USA Abstract The main goal of the design was to evaluate a data link based on Texas
More informationTechnical Article MS-2714
. MS-2714 Understanding s in the JESD204B Specification A High Speed ADC Perspective by Jonathan Harris, applications engineer, Analog Devices, Inc. INTRODUCTION As high speed ADCs move into the GSPS range,
More informationSMPTE-259M/DVB-ASI Scrambler/Controller
SMPTE-259M/DVB-ASI Scrambler/Controller Features Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from a single +5V supply 44-pin PLCC package Encodes both 8- and 10-bit parallel
More informationSTA2051E VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS 1 FEATURES. Figure 1. Packages
STA2051 VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS DATA BRIEF 1 FEATURES ARM7TDMI 16/32 bit RISC CPU based host microcontroller. Complete Embedded Memory System:
More informationDesign and analysis of microcontroller system using AMBA- Lite bus
Design and analysis of microcontroller system using AMBA- Lite bus Wang Hang Suan 1,*, and Asral Bahari Jambek 1 1 School of Microelectronic Engineering, Universiti Malaysia Perlis, Perlis, Malaysia Abstract.
More informationFunctional Diagram: Figure 1 PCIe4-SIO8BX-SYNC Block Diagram. Chan 1-4. Multi-protocol Transceiver. 32kb. Receiver FIFO. 32kb.
PCIe4-SIO8BX-SYNC High Speed Eight Channel Synchronous Serial to Parallel Controller Featuring RS485/RS232 Serial I/O (Software Configurable) and 32k Byte FIFO Buffers (512k Byte total) The PCIe4-SI08BX-SYNC
More informationChapter 9 MSI Logic Circuits
Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis
More informationDesign and Implementation of Timer, GPIO, and 7-segment Peripherals
Design and Implementation of Timer, GPIO, and 7-segment Peripherals 1 Module Overview Learn about timers, GPIO and 7-segment display; Design and implement an AHB timer, a GPIO peripheral, and a 7-segment
More informationIMPLEMENTATION AND ANALYSIS OF FIR FILTER USING TMS 320C6713 DSK Sandeep Kumar
IMPLEMENTATION AND ANALYSIS OF FIR FILTER USING TMS 320C6713 DSK Sandeep Kumar Munish Verma ABSTRACT In most of the applications, analog signals are produced in response to some physical phenomenon or
More informationRemote programming. On-Board Computer
Remote programming system for µ-sat3 s On-Board Computer Centro de Investigaciones Aplicadas (CIA - DGIyD) Facultad de Ciencias Exactas, Físicas y Naturales Universidad Nacional de Córdoba (FCEFyN - UNC)
More informationTelephony Training Systems
Telephony Training Systems LabVolt Series Datasheet Festo Didactic en 120 V - 60 Hz 07/2018 Table of Contents General Description 2 Topic Coverage 6 Features & Benefits 6 List of Available Training Systems
More informationHOLITA HDLC Core: Datasheet
HOLITA HDLC Core: Datasheet Version 1.0, July 2012 8-bit Parallel to Serial Shift 8-bit Serial to Parallel Shift HDLC Core FSC16/32 Generation Zero Insert Transmit Control FSC16/32 Check Zero Deletion
More informationPMC-SIO4 Quad Channel High Performance Serial I/O PMC CARD With up to 256Kbytes of FIFO buffering and Multiple Serial Protocols
PMC-SIO4 Quad Channel High Performance Serial I/O PMC CARD With up to 256Kbytes of FIFO buffering and Multiple Serial Protocols Features Include: 4 Full-Duplex Serial Channels Either RS-422/45 or RS232
More informationComparing JTAG, SPI, and I2C
Comparing JTAG, SPI, and I2C Application by Russell Hanabusa 1. Introduction This paper discusses three popular serial buses: JTAG, SPI, and I2C. A typical electronic product today will have one or more
More informationIEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline
IEEE802.11a Based Wireless AV Module() with Digital AV Interface TOSHIBA Corp. T.Wakutsu, N.Shibuya, E.Kamagata, T.Matsumoto, Y.Nagahori, T.Sakamoto, Y.Unekawa, K.Tagami, M.Serizawa Outline Background
More informationGM69010H DisplayPort, HDMI, and component input receiver Features Applications
DisplayPort, HDMI, and component input receiver Data Brief Features DisplayPort 1.1 compliant receiver DisplayPort link comprising four main lanes and one auxiliary channel HDMI 1.3 compliant receiver
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationDesign and Implementation of an AHB VGA Peripheral
Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System
More informationDT9834 Series High-Performance Multifunction USB Data Acquisition Modules
DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,
More informationENGN3213 Digital Systems and Microprocessors Sequential Circuits
ENGN3213 Digital Systems and Microprocessors Sequential Circuits 1 ENGN3213: Digital Systems and Microprocessors L#9-10 Why have sequential circuits? Sequential systems are time sequential devices - many
More informationRF4432 wireless transceiver module
RF4432 wireless transceiver module 1. Description RF4432 adopts Silicon Lab Si4432 RF chip, which is a highly integrated wireless ISM band transceiver. The features of high sensitivity (-121 dbm), +20
More informationContents. DSP56300 Enhanced Synchronous Serial Interface (ESSI) Programming MOTOROLA. Semiconductor Application Note. By Tina M.
MOTOROLA Semiconductor Application Note AN1764/D Rev. #1.0 DSP56300 Enhanced Synchronous Serial Interface (ESSI) Programming By Tina M. Redheendran The Enhanced Synchronous Serial Interface (ESSI) provides
More informationNew GRABLINK Frame Grabbers
New GRABLINK Frame Grabbers Full-Featured Base, High-quality Medium and video Full capture Camera boards Link Frame Grabbers GRABLINK Full Preliminary GRABLINK DualBase Preliminary GRABLINK Base GRABLINK
More informationSerial Peripheral Interface
Serial Peripheral Interface ECE 362 https://engineering.purdue.edu/ee362/ Rick Reading Assignment Textbook, Chapter 22, Serial Communication Protocols, pp. 527 598 It s a long chapter. Let s first look
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationChapter 1 HDMI-FMC Development Kit Chapter 2 Introduction of the HDMI-FMC Card Chapter 3 Using the HDMI-FMC Board...
Chapter 1 HDMI-FMC Development Kit... 2 1-1 Package Contents... 3 1-2 HDMI-FMC System CD... 3 1-3 Getting Help... 3 Chapter 2 Introduction of the HDMI-FMC Card... 4 2-1 Features... 5 2-2 Block Diagram
More informationCPCI-SIO4ARHM Quad Channel High Performance Serial I/O CPCI CARD With up to 256Kbytes of FIFO buffering and Multiple Serial Protocols
CPCI-SIO4ARHM Quad Channel High Performance Serial I/O CPCI CARD With up to 256Kbytes of buffering and Multiple Serial Protocols Features Include: 4 Full-Duplex Serial Channels Either RS-422/485 or interface
More informationDigital Television Fundamentals
Digital Television Fundamentals Design and Installation of Video and Audio Systems Michael Robin Michel Pouiin McGraw-Hill New York San Francisco Washington, D.C. Auckland Bogota Caracas Lisbon London
More informationModel 5240 Digital to Analog Key Converter Data Pack
Model 5240 Digital to Analog Key Converter Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0 This data pack provides detailed installation, configuration and operation information for the 5240 Digital
More informationLow-Cost Personal DSP Training Station based on the TI C3x DSK
Low-Cost Personal DSP Training Station based on the TI C3x DSK Armando B. Barreto 1 and Cesar D. Aguilar Electrical and Computer Engineering Florida International University, CEAS-3942 Miami, FL, 33199
More informationData Conversion and Lab (17.368) Fall Lecture Outline
Data Conversion and Lab (17.368) Fall 2013 Lecture Outline Class # 11 November 14, 2013 Dohn Bowden 1 Today s Lecture Outline Administrative Detailed Technical Discussions Lab Microcontroller and Sensors
More informationRemote Diagnostics and Upgrades
Remote Diagnostics and Upgrades Tim Pender -Eastman Kodak Company 10/03/03 About this Presentation Motivation for Remote Diagnostics Reduce Field Maintenance costs Product needed to support 100 JTAG chains
More informationBlock Diagram. dw*3 pixin (RGB) pixin_vsync pixin_hsync pixin_val pixin_rdy. clk_a. clk_b. h_s, h_bp, h_fp, h_disp, h_line
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC and SoC reset underflow Supplied as human readable VHDL (or Verilog) source code Simple FIFO input interface
More informationC65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features
6.25 Gbps multi-rate, multi-lane, SerDes macro IP Data brief Txdata1_in Tx1_clk Bist1 Rxdata1_out Rx1_clk Txdata2_in Tx2_clk Bist2 Rxdata2_out Rx2_clk Txdata3_in Tx3_clk Bist3 Rxdata3_out Rx3_clk Txdata4_in
More informationTV Synchronism Generation with PIC Microcontroller
TV Synchronism Generation with PIC Microcontroller With the widespread conversion of the TV transmission and coding standards, from the early analog (NTSC, PAL, SECAM) systems to the modern digital formats
More informationFPGA Design. Part I - Hardware Components. Thomas Lenzi
FPGA Design Part I - Hardware Components Thomas Lenzi Approach We believe that having knowledge of the hardware components that compose an FPGA allow for better firmware design. Being able to visualise
More informationApplication Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU
Application Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU Version: 1.0 Date: December 14, 2004 Designed and Developed By: System Level Solutions,
More informationEBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS
EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 Tech. 3267 E Second edition January 1992 CONTENTS Introduction.......................................................
More informationVID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core Video overlays on 24-bit RGB or YCbCr 4:4:4 video Supports all video resolutions up to 2 16 x 2 16 pixels Supports any
More informationLattice Embedded Vision Development Kit User Guide
FPGA-UG-02015 Version 1.1 January 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Functional Description... 5 CrossLink... 5 ECP5... 6 SiI1136... 6 3. Demo Requirements... 7 CrossLink
More informationAN-ENG-001. Using the AVR32 SoC for real-time video applications. Written by Matteo Vit, Approved by Andrea Marson, VERSION: 1.0.0
Written by Matteo Vit, R&D Engineer Dave S.r.l. Approved by Andrea Marson, CTO Dave S.r.l. DAVE S.r.l. www.dave.eu VERSION: 1.0.0 DOCUMENT CODE: AN-ENG-001 NO. OF PAGES: 8 AN-ENG-001 Using the AVR32 SoC
More informationPC-based Personal DSP Training Station
Session 1220 PC-based Personal DSP Training Station Armando B. Barreto 1, Kang K. Yen 1 and Cesar D. Aguilar Electrical and Computer Engineering Department Florida International University This paper describes
More information8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM
Recent Development in Instrumentation System 99 8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM Siti Zarina Mohd Muji Ruzairi Abdul Rahim Chiam Kok Thiam 8.1 INTRODUCTION Optical tomography involves
More informationSub-LVDS-to-Parallel Sensor Bridge
January 2015 Introduction Reference Design RD1122 Sony introduced the IMX036 and IMX136 sensors to support resolutions up to 1080P60 and 1080p120 respectively. A traditional CMOS parallel interface could
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More information1ms Column Parallel Vision System and It's Application of High Speed Target Tracking
Proceedings of the 2(X)0 IEEE International Conference on Robotics & Automation San Francisco, CA April 2000 1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Y. Nakabo,
More informationAI-1204Z-PCI. Features. 10MSPS, 12-bit Analog Input Board for PCI AI-1204Z-PCI 1. Ver.1.04
10MSPS, 12-bit Analog Board for PCI AI-1204Z-PCI * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus-compliant interface board that expands
More informationfor Digital IC's Design-for-Test and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ
Design-for-Test for Digital IC's and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ 07458 www.phptr.com ISBN D-13-DflMfla7-l : Ml H Contents Preface Acknowledgments Introduction
More informationSPI Serial Communication and Nokia 5110 LCD Screen
8 SPI Serial Communication and Nokia 5110 LCD Screen 8.1 Objectives: Many devices use Serial Communication to communicate with each other. The advantage of serial communication is that it uses relatively
More informationPoint System (for instructor and TA use only)
EEL 4744C - Drs. George and Gugel Spring Semester 2002 Final Exam NAME SS# Closed book and closed notes examination to be done in pencil. Calculators are permitted. All work and solutions are to be written
More informationADV7513 Low-Power HDMI 1.4A Compatible Transmitter
Low-Power HDMI 1.4A Compatible Transmitter PROGRAMMING GUIDE - Revision B March 2012 REVISION HISTORY Rev A: Section 5 - Changed chip revision Rev B: Section 4.3.7.1 Corrected CSC Table 42 and Table 43
More informationCS8803: Advanced Digital Design for Embedded Hardware
Copyright 2, 23 M Ciletti 75 STORAGE ELEMENTS: R-S LATCH CS883: Advanced igital esign for Embedded Hardware Storage elements are used to store information in a binary format (e.g. state, data, address,
More informationDesign and Implementation of Nios II-based LCD Touch Panel Application System
Design and Implementation of Nios II-based Touch Panel Application System Tong Zhang 1, Wen-Ping Ren 2, Yi-Dian Yin, and Song-Hai Zhang School of Information Science and Technology, Yunnan University No.2,
More informationDigital Audio Design Validation and Debugging Using PGY-I2C
Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital
More informationPROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS
PROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS Application Note ABSTRACT... 3 KEYWORDS... 3 I. INTRODUCTION... 4 II. TIMING SIGNALS USAGE AND APPLICATION... 5 III. FEATURES AND
More informationContents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
More informationC8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs
features 4 balanced AES inputs Input Sample Rate Converters (SRC) 4 balanced AES outputs Relay bypass for pairs of I/Os Relay wait time after power up Master mode (clock master for the frame) 25pin Sub-D,
More informationNote 5. Digital Electronic Devices
Note 5 Digital Electronic Devices Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 1 1. Binary and Hexadecimal Numbers Digital systems perform
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationInstruction manual Universal Fieldbus-Gateway UNIGATE IC - RS
Instruction manual niversal Fieldbus-Gateway NIGE IC - S rt.-no.: V3504E Carl-Zeiss-Str. 8 D-65520 Bad Camberg el:+49-(0)6434-9433-0 Hotline: +49-(0)6434-9433-33 Fax: +49-(0)6434-9433-40 Internet: http://www.deutschmann.de
More informationCounter/timer 2 of the 83C552 microcontroller
INTODUCTION TO THE 83C552 The 83C552 is an 80C51 derivative with several extended features: 8k OM, 256 bytes AM, 10-bit A/D converter, two PWM channels, two serial I/O channels, six 8-bit I/O ports, and
More informationModel 7600 HD/SD Embedder/ Disembedder Data Pack
Model 7600 HD/SD Embedder/ Disembedder Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0.1 This data pack provides detailed installation, configuration and operation information for the 7600 HD/SD
More informationRF4432F27 wireless transceiver module
RF4432F27 wireless transceiver module 1. Description RF4432F27 is 500mW RF module embedded with amplifier and LNA circuit. High quality of component, tightened inspection and long term test make this module
More informationEEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared
More informationDigital Signal Processing Laboratory 7: IIR Notch Filters Using the TMS320C6711
Digital Signal Processing Laboratory 7: IIR Notch Filters Using the TMS320C6711 Thursday, 4 November 2010 Objective: To implement a simple filter using a digital signal processing microprocessor using
More informationEDA385 Bomberman. Fredrik Ahlberg Adam Johansson Magnus Hultin
EDA385 Bomberman Fredrik Ahlberg ael09fah@student.lu.se Adam Johansson rys08ajo@student.lu.se Magnus Hultin ael08mhu@student.lu.se 2013-09-23 Abstract This report describes how a Super Nintendo Entertainment
More informationSynchronization Issues During Encoder / Decoder Tests
OmniTek PQA Application Note: Synchronization Issues During Encoder / Decoder Tests Revision 1.0 www.omnitek.tv OmniTek Advanced Measurement Technology 1 INTRODUCTION The OmniTek PQA system is very well
More informationMIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015
UG110 Version 1.0, June 2015 Introduction MIPI D-PHY Bandwidth Matrix Table User Guide As we move from the world of standard-definition to the high-definition and ultra-high-definition, the common parallel
More informationHIGH SPEED ASYNCHRONOUS DATA MULTIPLEXER/ DEMULTIPLEXER FOR HIGH DENSITY DIGITAL RECORDERS
HIGH SPEED ASYNCHRONOUS DATA MULTIPLEXER/ DEMULTIPLEXER FOR HIGH DENSITY DIGITAL RECORDERS Mr. Albert Berdugo Mr. Martin Small Aydin Vector Division Calculex, Inc. 47 Friends Lane P.O. Box 339 Newtown,
More information