EE Chip list. Page 1

Similar documents
List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate

SIGNETICS INTEGRATED CIRCUITS Low Power Schottky TTL 54LS00-74LS00 Series. Supply Current/typmA Delay/typns Quad 2-Input NAND Gate 54LS00/C,D

Integrated Circuits 7

ARCADE IC-LISTE Stand:

7454 4x2 AND/NOR x4 AND/NOR x2 Ex-NOR/Ex-OR x NAND 2x INVERTER X8 OR/NOR 14. EXPANDER x4 AND EXPANDER 14

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

T e. e available in EIAJ e available in JEDEC and EIAJ e available in wide format e available in standard and. T w. e planned in standard

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

DIGITAL FUNDAMENTALS

Logic. Q100 Logic portfolio Continuing to lead the way in automotive logic

Contents Circuits... 1

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

Date: Author: New: Revision: x SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO ELN TWO

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Sequential Logic Basics

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

TYPICAL QUESTIONS & ANSWERS

WINTER 14 EXAMINATION

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Chapter 8 Functions of Combinational Logic

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Chapter 9 MSI Logic Circuits

Digital Circuits I and II Nov. 17, 1999

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

[2 credit course- 3 hours per week]

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO LOGIC & SWITCHING CIRCUITS NON-SEMESTERED TECHNICIAN PROGRAM

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

VU Mobile Powered by S NO Group

Rangkaian Sekuensial. Flip-flop

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

1. Convert the decimal number to binary, octal, and hexadecimal.

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

Minnesota State College Southeast

Logic Devices for Interfacing, The 8085 MPU Lecture 4

LED BASED SNAKE GAME

Analogue Versus Digital [5 M]

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Combinational vs Sequential

Chapter 2. Digital Circuits

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

Physics 323. Experiment # 10 - Digital Circuits

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Logic Product Catalog

ME 515 Mechatronics. Introduction to Digital Electronics

North Shore Community College

DIGITAL ELECTRONICS MCQs

EKT 121/4 ELEKTRONIK DIGIT 1

Operating Manual Ver.1.1

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Registers and Counters

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

MODULE 3. Combinational & Sequential logic

Microprocessor Design

IT T35 Digital system desigm y - ii /s - iii

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

Department of Computer Science and Engineering Question Bank- Even Semester:

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Engineering College. Electrical Engineering Department. Digital Electronics Lab

Helping Material of CS302

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

S.K.P. Engineering College, Tiruvannamalai UNIT I

Registers and Counters

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Chapter 3: Sequential Logic Systems

16 Stage Bi-Directional LED Sequencer

Introduction. Serial In - Serial Out Shift Registers (SISO)

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

WINTER 15 EXAMINATION Model Answer

Logic Design Viva Question Bank Compiled By Channveer Patil

AIM: To study and verify the truth table of logic gates

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE)

St. MARTIN S ENGINEERING COLLEGE

Spring 2011 Microprocessors B Course Project (30% of your course Grade)

Subject : EE6301 DIGITAL LOGIC CIRCUITS

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Chapter 5 Flip-Flops and Related Devices

Digital Fundamentals: A Systems Approach

CS302 Glossary. address : The location of a given storage cell or group of cells in a memory; a unique memory location containing one byte.

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Data Sheet. Electronic displays

Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Transcription:

Chip # Description 7400 Quadruple 2-Input Positive NANDS 7401 Quadruple 2-Input Positive NAND with Open-Collector Outputs 7402 Quadruple 2-input Positive NOR 7403 Quadruple 2-Intput Positive NAND with Open-Collector Outputs 7404 Hex Inverters 7405 Hex Inverters with Open-Collector Outputs 7406 Hex Inverter Buffers/Drivers with Open-Collector High-Voltage Outputs 7407 Hex Inverter Buffers/Drivers with Open-Collector High-Voltage Outputs 7408 Quadruple 2-Input Positive ANDs 7409 Quadruple 2-Input Positive AND with Open-Collector Outputs 7410 Triple 3-Input Postive NAND 7411 Triple 3-Input Positive AND 7412 Triple 3-Input Positive NAND with Open-Collector Outputs 7413 Dual 4-input Postive NAND Schmitt-Triggers 7414 Hex Schmitt-Trigger Inverters 7416 Hex Inverter Buffers/Drivers with Open-Collector High-Voltage Outputs 7417 Hex Inverter Buffers/Drivers with Open-Collector High-Voltage Outputs 7420 Dual 4-Input Positive NAND 7423 Dual 4-Input NOR with Strobe 7425 Dual 4-Input NOR with Strobe 7426 Quadruple 2-Input High-Voltage Interface Postive NAND 7427 Triple 3-Input Positive NOR 7428 Quadruple 2-Input NOR Buffers 7430 8-Input Positive NAND 7432 Quadruple 2-Input Positive OR 7437 Quadruple 2-Input Positive NAND Buffers 7438 Quadruple 2-Input Positive NAND Buffers with Open-Collector Outputs 7440 Dual 4-Input NAND Buffers 7441 1-of-10 Decoder/Driver for Cold Cathode Display 7442 4-line BCD to 10-Line Decimal decoders 7445 BCD-to-Decimal Decoder/Driver 7446 BCD-to-7-Segment Decoder/Driver 7447 BCD-to-7-Segment Decoder/Driver 7448 BCD-to-7-Segment Decoder/Driver with Internal Pull-up Resistors 7450 Dual 2-Wide 2-Input AND-OR-INVERT 7451 AND-OR-INVERT 7453 Expandable 4-wide AND-OR-INVERT 7454 4-wide AND-OR-INVERT 7460 Dual 4-Input Expander 7470 AND J-K Positive Edge Triggered Flip-Flops with Preset and Clear 7472 AND J-K Master-Slave Flip-Flops with Present and Clear 7473 Dual J-K Flip-Flops with Clear 7474 Dual D-type Positive Edge Triggered Flip-Flops with Preset and Clear 7475 4-Bit Bistable latches 7476 Dual J-K Flip-Flops with Present and Clear 7480 Gated Full Adders 7481 16 Bit RAM 7482 2-Bit Binary Full Adders 7483 4-Bit Binary Full adders with Fast Carry 7485 4-Bit Magnitude Comaparators Page 1

7486 quadruple 2-input Exclusive-OR 7490 Decade Counter 7491 8-Bit Shift Register 7492 Divide-by-twelve counter 7493 4-Bit Binary Counter 7494 4-Bit Shift Register 7495 4-Bit Parallel Acess Shift Register 7496 5-Bit Shift Register 7497 Synchronous 6-Bit Binary Rate Multiplier 74107 Dual J-K Flip-Flops with Clear 74116 dual 4-Bit Latches with Clear 74120 Dual Pulse Synchronizers/Drivers 74121 Monostable Multivibrators with Schmitt-Trigger inputs 74122 Retirggerable Monostable Multivibrators with Internal Timing Resistors 74123 Retirggerable Monostable Multivibrators 74125 Quadruple Bus Buffers with 3-state outputs 74126 quadruple Bus Buffers with 3-state outputs 74128 Line Driver 74132 Quadruple 2-input Positive NAND Schmitt Triggers 74145 BCD-to-Decimal Decoders/Drivers with 80 ma Sink-Current capability 74147 10/4 Priority Encoder 74148 8 to 3 Line Octal Priority Encoder 74150 Data Selector/Multiplexer (selects one-of sixteen data sources) 74151 Data Selector/Multiplexer (selects one-of-eight data sources) 74153 Dual 4-line to 1-line Data Selector/Multiplexer 74154 4-line to 16-line Decoder/Demultiplexer 74155 Dual 2-line to 4-line Decoder/Multiplexer (totem pole output) 74157 Quadruple 2-line to 1-line data Selector/Multiplexer (presents true data) 74158 Quadruple 2-line to 1-line data Selector/Multiplexer (presents inverted data) 74160 Synchronous 4-Bit counter with direct Clear 74161 Synchronous 4-Bit counter with direct Clear 74163 Fully Synchronous 4-Bit Counter 74164 8-bit Parallel-Out Serial Shift Register 74165 Parallel Load 8-Bit Shift Register 74166 Parallel Load 8-Bit Shift Register with overiding Clear 74167 Synchronous Decade Rate Multiplier 74170 4-by-4 Register Files with Open Collector Outputs 74173 4-Bit D-type Register with 3-state Outputs 74174 Hex/Quadruple D-type Flip-Flops with Clear (single rail outputs) 74175 Hex/Quadruple D-type Flip-Flops with Clear (double rail outputs) 74176 35MHz Presettable Decade and Binary Counter/Latch 74177 35MHz Presettable Decade and Binary Counter/Latch 74179 4-Bit Parallel-Access Shift Register 74180 9-Bit Odd/Even Parity Generators/Checkers 74181 Arithmetic Logic Units/Function Generators 74182 Look-Ahead Carry Generators 74184 BCD-to-Binary and Binary-to-BCd Converters 74185 Binary - BCD Converter 74188 256 Bit ROM Open Collector 74190 Synchronous Up/Down Counters with Down/Up Mode Control 74191 Synchronous Up/Down Counters with Down/Up Mode Control 74192 Synchronous 4-Bit Up/Down Counters (Dual Clock with Clear) Page 2

74193 Synchronous 4-Bit Up/Down Counters (Dual Clock with Clear) 74194 4-Bit Bidirectional Universal Shift Registers 74195 4-Bit Parallel-Access Shift Registers 74197 50/30/100 MHz Presettable Decade or Binary Counters/Latches 74C90 74C95 74C107 74C195 74C221 74C901 74C904 74C910 74C925 74H00 74H04 74H08 74H10 74H11 74H20 74H21 74H22 74H30 74H40 74H50 74H53 74H54 74H71 74H72 74H73 74H74 74H76 74H78 74H103 74H106 74H183 74L02 74L03 74L04 74L08 74L10 74L11 74L20 74L30 74L32 74L42 74L51 74L54 74L55 74L71 74L72 74L73 74L74 74L78 Decade Counter 4-Bit Parallel Access Shift Register Dual J-K Flip-Flops with Clear 4-Bit Parallel Dual Monostable Hex TTl Inverting (CMOS to TTL) Hex PMOS Non-Inverting (PMOS to CMOS or TTL) 256 Bit RAM 4-Decade, Multiplexed Output Quad 2-Input NAND Gate Hex Inverter Quad 2-Input AND Gate Triple 3-Input NAND Gate Triple 3-Input AND Gate Dual 4-Input NAND Gate Dual 4-Input AND Gate Dual 4-Input Positive-NAND Gates with Open-Collector Outputs 8-Input NAND Gate Dual 4-Input NAND Buffer Dual 2-Wide 2-Input AND-OR-Invert Gates Expandable 4-Wide AND-OR-Invert Gates 4-Wide AND-OR-Invert Gates AND Edge-Triggered D-Type Flip-Flops AND Gated JK Master/Slave Flip-Flop Dual JK Flip-Flop with Clear Dual D Flip-Flop Dual JK Flip-Flop with Preset and Clear AND Edge-Triggered D-Type Flip-Flops Edge-Triggered J-K Flip-Flops Edge-Triggered J-K Flip-Flops Dual Carry-Save Full Adders Quadruple 2-Input Positive-NOR Gates Quadruple 2-Input Positive-NAND Gates Hex Inverters Quadruple 2-Input Positive AND Gates Triple 3-Input Positive-NAND Gates Triple 3-Input Dual 4-Input Positive-NAND Gates 8-Input Positive-NAND Gates Quadruple 2-Input Positive OR 4-Line-to-10 Line Decoders Dual 2-Wide 2-Input 4-Wide 2-3-3-2-Input 2-Wide 4-Input AND-Gated R-S Master-Slave Flip-Flops with Preset and Clear AND-Gated J-K Master-Slave Flip-Flops with Preset and Clear Dual J-K Flip-Flops with Clear Dual D-Type Positive-Edge-Triggered Flip-Flops with Preset and Clear Dual J-K Flip-Flops with Preset, Common Clear, and Common Clock Page 3

74L85 74L86 74L89 74L90 74L93 74L95 74L98 74L123 74L154 74L164 74L165 74L192 74L193 74LS00 74LS01 74LS02 74LS03 74LS04 74LS05 74LS06 74LS07 74LS08 74LS09 74LS10 74LS11 74LS12 74LS13 74LS14 74LS15 74LS20 74LS21 74LS22 74LS26 74LS27 74LS28 74LS30 74LS32 74LS33 74LS37 74LS38 74LS40 74LS42 74LS47 74LS48 74LS49 74LS51 74LS54 74LS55 74LS73 74LS74 74LS75 74LS76 4-Bit Magnitude Comparators Quadruple 2-Input Exclusive-OR Gates 16-Bit Read/Write Memories Decade Counters 4-Bit Binary Counters 4-Bit Shift Registers 4-Bit Data Selector/Storage Registers Dual Retriggerable Monostable Multivibrators with Clear 4-Line to 16-Line Decoders/Demultiplexers 8-Bit Parallel Output Serial Shift Registers Parallel Load 8-Bit Shift Register Synchronous Up/Down Dual Clock Counters Synchrounous Up/Down Dual Clock Counters Quadruple 2-Input Positive-NAND Gates Quadruple 2-Input Positive-NAND Gates with Open-Collector Outputs Quadruple 2-Input Positive-NOR Gates Quadruple 2-Input Positive-NAND Gates with Open-Collector Outputs Hex Inverters Hex Inverters with Open-Collector Outputs Hex Inverter Buffer/Driver Hex Buffer/Driver Quadruple 2-Input Positive-AND Gates Quadruple 2-Input Positive-AND Gates with Open-Collector Outputs Triple 3-Input Positive-NAND Gates Triple 3-Input Positive-AND Gates Triple 3-Input Positive-NAND Gates with Open-Collector Outputs Positive-NAND Schmitt Triggers Hex Schmitt-Trigger Inverters Triple 3-Input Positive-AND Gates with Open-Collector Outputs Dual 4-Input Positive-NAND Gates Dual 4-Input Positive-AND Gates Dual 4-Input Positive-NAND Gates with Open-Collector Outputs Quadruple 2-Input High-Voltage Interface Positive-NAND Gates Triple 3-Input Positive-NOR Gates Quadruple 2-Input Positive-NOR Buffers 8-Input Positive-NAND Gates Quadruple 2-Input Positive-OR Gates Quadruple 2-Input Positive-NOR Buffers with Open-Collector Outputs Quadruple 2-Input Positive-NAND Buffers Quadruple 2-Input Positive-NAND Buffers with Open-Collector Outputs Dual 4-Input Positive-NAND Buffers 4-Line BCD to 10-Line Decimal Decoders BCD-to-Seven-Segment Decoders/Drivers BCD-to-Seven-Segment Decoders/Drivers BCD-to-Seven-Segment Decoders/Drivers AND-OR-Invert Gates 4-Wide AND-OR-Invert Gates 2-Wide 4-Input AND-OR-Invert Gates Dual JK Flip-Flop with Clear Dual D Flip-Flop 4-Bit Bistable Latches Dual JK Flip-Flop with Preset and Clear Page 4

74LS78 74LS83 74LS85 74LS86 74LS90 74LS91 74LS92 74LS93 74LS95 74LS96 74LS107 74LS109 74LS112 74LS113 74LS114 74LS122 74LS123 74LS125 74LS126 74LS132 74LS133 74LS136 74LS138 74LS139 74LS145 74LS147 74LS148 74LS151 74LS153 74LS154 74LS155 74LS156 74LS157 74LS158 74LS160 74LS161 74LS162 74LS163 74LS164 74LS165 74LS166 74LS168 74LS169 74LS170 74LS173 74LS174 74LS175 74LS181 74LS189 74LS190 74LS191 Dual J-K with Preset, Common Clock and Common Clear 4-Bit Binary Full Adders 4-Bit Magnitude Comparators Quad EXCLUSIVE-OR Gate Decade, Divide-By-Twelve and Binary Numbers 8-Bit Shift Registers Decade, Divide-by-Twelve and Binary Numbers Decade, Divide-by-Twelve and Binary Numbers 4-Bit Parallel-Access Shift Register 5-Bit Shift Registers Dual JK Flip-Flop with Clear Dual JK Pos. Edge-Trig. Flip-Flop Dual JK Neg. Edge-Trip. Flip-Flop Dual Negative Edge-Triggered, Separate Preset and Clock Dual Neg. Edge-Triggered w/preset, Common Clock & Common Clear Retriggerable Monostable Multivibrators Retriggerable Monostable Multivibrators Quad Bus Buffer Neg. Enable Tri-State Quad Bus Buffer Tri-State Quadruple 2-Input Positive-NAND Schmitt Triggers 13-Inpute NAND Gate Quadruple 2-Input Exclusive-OR Gates with Open-Collector Outputs 3-Line to 8-Line Decoders/Demultiplexers 2 to 4 Decoder/Demultiplexer BCD-to-Decimal Decoders/Drivers 10-Line to 4-Line and 8-Line to 3-Line Priority Encoders 10-Line to 4-Line and 8-Line to 3-Line Priorty Encoders Data Selectors/Multiplexers Dual 4-Line to 1-Line Data Selectors/Multiplexers 4 to 16 Line Decoder/Demultiplexer Dual 2/4 Demultiplexer Dual 2-Line to 4-Line Decoder/Demultiplexers Quadruple 2-Line to 1-Line Data Selectors/Multiplexers Quadruple 2-Line to 1-Line Data Selectors/Multiplexers Decade Counter with Asynch. Clear Synch 4-Bit Counter Synchronous, Preset Input Decade Counter Fully Synch. 4-Bit Counter 8-Bit Parallel-Out Serial Shift Registers 8-Bit Serial Shift Register, Parallel Load 8-Bit Shift Register, Parallel Load Synch. Preset Input, Mode Control, Look-Ahead Carry Up/Down Counter Synch. Binary Up/Down Counter 4-by-4 Register Files with Open-Collector Outputs 4-Bit D-Type Reg. Tri-State Hex/Quadruple D-Type Flip-Flops with Clear Hex/Quadruple D-Type Flip-Flops with Clear Arithmetic Logic Units/Function Generators 64-Bit Random-Access Memories Synchronous Up/Down Counters with Down/Up Mode Control Synchronous Up/Down Counters with Down/Up Mode Control Page 5

74LS192 74LS193 74LS194 74LS195 74LS196 74LS197 74LS221 74LS240 74LS241 74LS242 74LS243 74LS244 74LS245 74LS247 74LS248 74LS249 74LS251 74LS253 74LS257 74LS258 74LS259 74LS260 74LS261 74LS266 74LS273 74LS279 74LS280 74LS283 74LS289 74LS290 74LS292 74LS293 74LS295 74LS298 74LS299 74LS320 74LS322 74LS323 74LS347 74LS352 74LS353 74LS364 74LS365 74LS366 74LS367 74LS368 74LS373 74LS374 74LS375 74LS377 Synchronous 4-Bit Up/Down Counters (Dual Clock with Clear) Synchronous 4-Bit Up/Down Counters (Dual Clock with Clear) 4-Bit Bi-Directional Shift Register 4-Bit Parallel-Access Shift Register 50/30/100-MHz Presettable Decade or Binary Counters/Latches 50/30/100-MHz Presettable Decade or Binary Counters/Latches Dual Monostable Multivibrators with Schmitt-Trigger Inputs Quadruple Bus Transceivers Quadruple Bus Transceivers Octal Bus Transceivers with 3-State Outputs BCD-to-Seven Segment Decoders/Drivers BCD-to-Seven Segment Decoders/Drivers BCD-to-Seven Segment Decoders/Drivers Data Selectors/Multiplexers with 3-State Outputs Dual 4-Line to 1-Line Data Selectors/Multiplexers with 3-State Outputs Quad 2-Input Multiplexer Tri-State Quad 2/1 Multiplexer Inverting Tri-State 8-Bit Addressable Latch Quad 2-Input NAND Buffer, Open Collector, to 15 V Output 2-Bit by 4-Bit Parallel Binary Multipliers Quadruple 2-Input Exclusive-NOR Gates with Open-Collectors Outputs Octal D-Type Flip-Flop with Clear Quad Set-Reset Latches 9-Bit Odd/Even Parity Generators/Checkers 4-Bit Binary Full Adders with Fast Carry 64-Bit Random-Access Memories Decade and 4-Bit Binary Counters Programmable Frequency Dividers/Digital Timers Decade and 4-Bit Binary Counters 4-Bit Bidirectional Universal Shift Registers Quadruple 2-Input Multiplexers with Storage 8-Bit Universal Shift/Storage Registers Crystal-Controlled Oscillators 8-Bit Serial Reg. with Sign Extended 8-Bit Universal Shift/Storage Register BCD-to-Seven Segment Decoders/Drivers Dual 4-Line to 1-Line Data Selectors/Multiplexers Dual 4-Line to 1-Line Data Selectors/Multiplexers with 3-State Outputs Octal Edge-Triggered, Common Clock & Enable, 3 State D-Type Flip Flop Hex Buffer with Logical OR Tri-State Hex, Three State Inverter Hex Buffer Tri-State Hex Inverter Tri-State Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops 4-Bit Bistable Latches Octal, Hex, and Quad D-Type Flip-Flops with Enable Page 6

74LS378 74LS379 74LS384 74LS386 74LS390 74LS393 74LS399 74LS490 74LS533 74LS534 74LS540 74LS541 74LS590 74LS624 74LS629 74LS640 74LS641 74LS644 74LS645 74LS670 74LS688 74S00 74S04 74S10 74S20 74S32 74S40 74S64 74S86 74S112 74S113 74S133 74S135 74S138 74S140 74S151 74S157 74S158 74S182 74S195 74S241 74S257 74S260 74S381 74F02 74F04 74F11 74F13 74F30 Octal, Hex, and Quad D-Type Flip-Flops with Enable Octal, Hex, and Quad D-Type Flip-Flops with Enable 8-Bit by 1-Bit Two's Complement Multipliers Quadruple 2-Input Exclusive-OR Gates Dual 4-Bit Decade and Binary Counters Dual 4-Bit Decade and Binary Counters Quadruple 2-Input Multiplexers with Storage Dual 4-Bit Decade Counters 8-Bit, Transparent, D-Type, Inverting Latch Octal Edge-Triggered, Inverted, Three-State D-Type Flip Flop 8-Bit Binary Counters with Output Registers Voltage-Controlled Oscillators Voltage-Controlled Oscillators Octal Bus Transceivers Octal Bus Transceivers Octal Bus Transceivers Octal Bus Transceivers 4-by-4 Register Files with 3-State Outputs 8-Bit Magnitude/Identity Comparators Quadruple 2-Input Positive-NAND Gates Hex Inverters Triple 3-Input Positive-NAND Gates Dual 4-Input Positive-NAND Gates Quadruple 2-Input Positive-OR Gates Dual 4-Input Buffer NAND Gates 4-2-3-2 Input AND-OR-Invert Gates Quadruple 2-Input Exclusive-OR Gates Dual J-K Negative-Edge-Triggered Flip-Flops with Preset and Clear Dual J-K Negative-Edge-Triggered Flip-Flops with Preset 13-Input Positive-NAND Gates Quadruple Exclusive-OR/NOR Gates Decoders/Demultiplexers Dual 4-Input Positive-NAND 50-Ohm Line Drivers Data Selectors/Multiplexers Quadruple 2-Line to 1-Line Data Selectors/Multiplexers Quadruple 2-Line to 1-Line Data Selectors/Multiplexers Look-Ahead Carry Generators 50/30/100-MHz Presettable Decade or Binary Counters/Latches Quadruple 2-Line to 1-Line Data Selectors/Multiplexers Dual 5-Input Positive-NOR Gates Arithmetic Logic Unit/Function Generator Quad 2-Input NOR Gate Hex Inverter Triple 3-Input AND Gate Dual Neg. Edge-Triggered, Separate Preset & Clock J-K Type Flip-Flop 8 Input NAND Gate Page 7

74F32 74F37 74F86 74F112 74F132 74F138 74F139 74F151 74F153 74F161 74F164 74F193 74F224 74F244 74F245 74F251 74F253 74F257A 74F280 74F283 74F322 74F350 74F366 74F368 74F373 74F374 Quad 2-Input OR Gate Quad 2-Input Buffer NAND Gate Quad 2-Input, Totem Pole Outputs, Exclusive OR Gate Dual Negative-Edge-Triggered with Preset & Clear, J-K Type Flip-Flop Quad 2-Input NAND Schmitt-Trigger 3-Line to 8-Line Decoder/Demultiplexer Dual 2-Line to 4-Line Decoder/Demultiplexer 8-Input, Complementary Output, Strobe Multiplexer Dual 4-Input Multiplexer Synchronous, Preset Input Binary Count Up Counter 8-Bit Gated Serial-In, Parallel-Out Shift Register Synchronous, Preset Input Binary Count Up/Down Counter Octal Bus Driver, Non-Invert, 3-State, Sym Controls Bus Transceivers Octal Bus Transceiver, Noninverting, Three-State 8-Input Strobe, Complementary Output, 3-State Multiplexer Dual 4-Input, Three-State Multiplexer Quad 2-Input, Non-Inverting, Three-State Multiplexer 9-Bit Odd/Even Parity Generator/Checker 4-Bit Binary Full Adder, Look-Ahead Carry 8-Bit Serial/Parallel-In Register with Sign Extend 4-Bit Shifter Multiplexer Hex, Three-State Inverter Hex, Three-State Inverter 8-Bit, Transparent, D Type, Three-State Latch Octal Edge-Triggered, Three-State, D-Type Flip Flop 74F401 CRC Generator/Checker 74F403 FIFO, 16 x 4 74F413 FIFO, 64 x 4 74F521 74F534 74F537 74F538 74F539 74F540 74F541 74F544 74F563 74F568 74F569 74F573 74F582 74F640 74F652 74F821 74F828 74F843 Comparator, 8-Bit Octal Edge-Triggered, Inverting, 3-State, D-Type Flip Flop BCD-to-Decimal, Three-State Decoder 3-Line to 8-Line Decoder/Demultiplexer, Invert/Non-Invert, 3-State Decoder Dual 2-Line to 4-Line Decoder/Demultiplexer, Three-State Decoder Octal Buffer/Line Driver w/tri-state out Octal Buffer Line Driver Octal Bus Transceiver with Register, Three-State Octal D-Type Latch Synchronous Decade Count Up/Down Counter Synchronous Binary Count Up/Down Counter Octal D-Type Latch Octal, with Parity Generator Checker Octal Bus Transceiver, Inverting, Three-State Octal Bus Transceiver/Register 10-Bit D-Type Flip-Flop 10-Bit Buffer Line Driver 9-Bit Transparent Latch 8088 8-Bit Microprocessor 8216 Bidirectional Bus Driver 8224 Clock Generator and Driver 8251A Programmable Communication Interface, 8_Bit 8254 Programmable Counter, 8-Bit Page 8

8255A Programmable Peripheral Interface, 8-Bit 8259A Programmable Interrupt Controller, 8-Bit 8284 Clock Generator and Driver, 8-Bit 8286 Octal Bus Transceiver, Non-Inverting, 8/16 Bit 8288 Bus Controller, 8/16 Bit 16450 UART 2764 8k x 8, EPROM 27256 32k x 8, EPROM 27512 64k x 8, EPROM 2864 8k x 8, EEPROM 2865 8k x 8, EEPROM, Pin 1 Ready/Busy 4164 120 nsf, 65536x1, Dynamic Memory RAM 41256 120 nsf, 262144x1 Dynamic Memory RAM 62256 32k x 8, Static RAM 74HCT00 74HCT04 74HCT08 74HCT14 74HCT32 74HCT74 74HCT240 74HCT244 74HCT245 74HCT373 74HCT374 74HCT541 74HCT573 74HCT574 Quad 2-input NAND gate Hex inverter Quad 2-input AND gate Hex inverter Schmitt trigger Quad 2-input OR gate Dual D flip-flop Octal inverting line driver tri-state Octal driver tri-state Octaltransceiver tri-state Octal D-type flip-flop tri-state Octal D-type flip-flop edge-trig. TS Octal buffer/line driver tri-state Octal D-type latched flip-flop tri-state Octal D-type flip-flop edge-trigger tri-state Page 9

Page 10