Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

Similar documents
Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Agilent EEsof EDA.

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

CU4HDD Backplane Channel Analysis

A Way to Evaluate post-fec BER based on IBIS-AMI Model

Advanced Design System Feburary 2011 Channel Simulation

AMI Simulation with Error Correction to Enhance BER

Eye Doctor II Advanced Signal Integrity Tools

SDAIII-CompleteLinQ Multi-Lane Serial Data, Noise and Crosstalk Analysis

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

FEC Applications for 25Gb/s Serial Link Systems

DesignCon Pavel Zivny, Tektronix, Inc. (503)

Emphasis, Equalization & Embedding

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

The Challenges of Measuring PAM4 Signals

High Speed Link Simulator Stateye and Matlab. EE Dr Samuel Palermo

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

SDLA Visualizer Serial Data Link Analysis Visualizer Software Printable Application Help

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

New Technologies for 6 Gbps Serial Link Design & Simulation, a Case Study

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

Duobinary Transmission over ATCA Backplanes

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

IBIS-AMI Post-Simulation Analysis

Keysight Technologies Simulating High-Speed Serial Channels with IBIS-AMI Models

Approved Minutes IEEE P802.3AP - Backplane Ethernet January 24 26, 2005 Vancouver, BC

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

Time Domain Simulations

More Insights of IEEE 802.3ck Baseline Reference Receivers

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

80SJNB Jitter, Noise, BER, and Serial Data Link Analysis (SDLA) Software Printable Application Help

DesignCon New Serial Link Simulation Process, 6 Gbps SAS Case Study. Donald Telian, SI Consultant

80SJNB Jitter, Noise, BER, and Serial Data Link Analysis (SDLA) Software Printable Application Help

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365

InfiniBand Trade Association

SPARQ Signal Integrity Network Analyzer. High-bandwidth, Multi-port S-parameters

InfiniBand Trade Association

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

IBIS-AMI and Jitter. Mike LaBonte SiSoft. SPI 2018 IBIS Summit May 25, 2018 Brest, France

80SJARB and 80SJNB Jitter, Noise, and BER Analysis Software for DSA8300 Sampling Oscilloscopes Datasheet

Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module. Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

LASERS. Fabry Perot (FP) Distributed Feedback (DFB) Vertical Cavity Surface Emitting Laser (VCSEL)

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

IBIS4.2 and VHDL-AMS for SERDES and DDR2 Analysis

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC

Memory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope

Agilent 86100C Infiniium DCA-J

Xilinx Answer Eye Qualification

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

SCSI Cable Characterization Methodology and Systems from GigaTest Labs

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

100G EDR and QSFP+ Cable Test Solutions

Problem Weight Score Total 100

Jitter and Eye Fundamental & Application. Jacky Huang AE, Tektronix Taiwan

TP2 and TP3 Parameter Measurement Test Readiness

Performance comparison study for Rx vs Tx based equalization for C2M links

Further information on PAM4 error performance and power budget considerations

SV1C Personalized SerDes Tester

Microwave Laboratory

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD

Transmitter Preemphasis: An Easier Path to 99% Coverage at 300m?

80SJARB and 80SJNB Jitter, Noise, and BER Analysis Software for DSA8300 Sampling Oscilloscopes Datasheet

Electrical Sampling Modules Datasheet 80E11 80E11X1 80E10B 80E09B 80E08B 80E07B 80E04 80E03 80E03-NV

13th MOST Interconnectivity Conference 2012 MOST150 on the Road with Avago FOTs

立肯科技 LeColn Technology

Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx

Development of an oscilloscope based TDP metric

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

Fast Ethernet Consortium Clause 25 PMD-EEE Conformance Test Suite v1.1 Report

For the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool

SECQ Test Method and Calibration Improvements

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Measurement User Guide

Innovative Fast Timing Design

Transmission of High-Speed Serial Signals Over Common Cable Media

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

USB 3.1 ENGINEERING CHANGE NOTICE

Transcription:

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics Sanjeev Gupta, Signal Integrity Applications Expert Colin Warwick, Signal Integrity Product Manager Agilent EEsof EDA XTalk1 PRBS TX Channel RX PRBS XTalkN Received Signal PRBS 1

Agenda Challenges associated with serial link analysis Introduction to Channel Simulator: Bit-by-bit mode Statistical mode Demo Comparison with measured data and with StatEye Summary and further resources Complete the feedback survey to enter the prize drawing Q&A 2

Introduction to Serial Link XTalk1 PRBS TX Channel RX PRBS XTalkN Received Signal PRBS 3

Challenges and Solutions with Serial Link Analysis Challenges Low BER performance (10 12 or less) used to imply long simulations Issues with interconnect models Multiple crosstalk channels modeling for transmitter and receiver Solution: ADS Channel Simulator New in ADS 2009: Bit-by-bit mode New in ADS 2009 Update 1: Statistical mode 4

Comparison of Techniques in ADS 2009 Update 1 Transient Simulator Channel Simulator: Bit-by-bit mode Channel Simulator: Statistical mode Method Modified nodal analysis of Kirchoff s current laws for every time step Bit-by-bit superposition of step responses Statistical calculations based on step response Applicability Linear and nonlinear circuits LTI, any specific bit pattern, adaptive eq. taps, IBIS AMI LTI, fixed (general) bit pattern, fixed eq. taps BER floor in one minute simulation ~10-3 ~10-6 Arbitrarily low 5

Channel Simulator: Bit-by-bit mode 1) SPICE-like transient response of single bit: runs on existing schematic 2) Response of millions of bits per minute using signal processing techniques Superposition ISI 6

Channel Simulator: Statistical mode 1) SPICE-like transient response of single bit: runs on existing schematic 2) Statistical calculations including ISI, crosstalk, jitter specification, equalizers, and encoding 7

Demo 8

ADS Channel Simulator Versus StatEye ADS Statistical Mode ADS Bit-by-bit Mode StatEye Timing Bathtub ADS Channel Simulator (1 M bits) StatEye ADS Statistical Simulator Voltage Bathtub ADS Channel Simulator (1 M bits) ADS Statistical Simulator StatEye TX jitter model Multiple X-talks ADS Accurate treatment of RJ, PJ and DCD Yes StatEye Simplistic: overestimates eye opening No 9

Comparison with Measured Data Measurements were performed using Agilent DCA-J 2 10 bit pattern from signal generator ADS Channel Simulator, Bitbit mode (PRBS 2 10 ) Overlaid plot of Measurement and simulated data for ( 2 10 ) bit pattern ADS Channel Simulator, Statistical mode (infinitely long bit sequence) 10

Comparison with Measured Data Tyco Backplane Measured eye diagram with four tap FFE equalizer Simulated eye diagram with four tap FFE equalizer using statistical simulator Comparison of measured and simulated data 11

Benefits of ADS Channel Simulator One button selection of bit-by-bit or statistical mode Accurate simulation of frequency domain models Enforces passivity and causality on simulated and measured S-parameters Allows arbitrary channel and crosstalk topology: schematic and layout Perform crosstalk analysis for arbitrary number of aggressor channels Requires only short simulation length: pulse response of channels ~10s of bits Produces reliable eye diagram and BER plots within seconds FFE/DFE tap optimization Automatically open a closed eye Accurately model all jitter components (Rj, PJ, DCD) for TX/RX Provide worst case eye diagram performance at a given BER Eye probes are compatible with Agilent s oscilloscope mask file Automatic optimization of eye diagram and BER Batch mode simulation supported for all measurement goals 12

Prize Drawing Registrants* who completely fill out the feedback form by October 29, 2009 will be entering into a drawing for: One of two $75 Amazon.com gift certificates One of twenty tickets (each a $648 value) for our new, intensive one-day hands-on class on ADS Channel Simulator Winner choose either face-to-face in Santa Clara, CA or live, interactive, instructor-led, web-based version *Drawing only open to residents of the 50 United States and Canada (except Quebec) 13

Summary and Next Steps Summary Explore a large design space quickly using statistical channel simulation and optimization of BER contours versus eye mask goals Next steps Evaluate ADS 2009, shipping now Application page: http://www.agilent.com/find/signal-integrity ADS 2009 Update 1 http://www.agilent.com/find/eesof-ads2009-update1 Product Shipment in 2009H2 14