Note 5. Digital Electronic Devices

Similar documents
PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Decade Counters Mod-5 counter: Decade Counter:

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

WINTER 15 EXAMINATION Model Answer

REPEAT EXAMINATIONS 2002

Chapter 4. Logic Design

EE292: Fundamentals of ECE

1. Convert the decimal number to binary, octal, and hexadecimal.

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Module 4:FLIP-FLOP. Quote of the day. Never think you are nothing, never think you are everything, but think you are something and achieve anything.

ME 515 Mechatronics. Introduction to Digital Electronics

CHAPTER 4: Logic Circuits

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

Computer Systems Architecture

Encoders and Decoders: Details and Design Issues

WINTER 14 EXAMINATION

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

MODULE 3. Combinational & Sequential logic

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

SEMESTER ONE EXAMINATIONS 2002

Analogue Versus Digital [5 M]

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

CHAPTER 4: Logic Circuits

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

Combinational vs Sequential

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

Chapter 3: Sequential Logic Systems

TYPICAL QUESTIONS & ANSWERS

Logic. Andrew Mark Allen March 4, 2012

COMP2611: Computer Organization. Introduction to Digital Logic

Sequential Logic Circuits

Module -5 Sequential Logic Design

Contents Circuits... 1

Principles of Computer Architecture. Appendix A: Digital Logic

THE KENYA POLYTECHNIC

Chapter 3. Boolean Algebra and Digital Logic

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

Lesson 12. Advanced Digital Integrated Circuits Flip-Flops, Counters, Decoders, Displays

WELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau,

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

FLIP-FLOPS AND RELATED DEVICES

Chapter. Synchronous Sequential Circuits

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

Minnesota State College Southeast

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Computer Architecture and Organization

UNIVERSITI TEKNOLOGI MALAYSIA

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

UNIT V 8051 Microcontroller based Systems Design

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

DIGITAL ELECTRONICS MCQs

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO LOGIC & SWITCHING CIRCUITS NON-SEMESTERED TECHNICIAN PROGRAM

Section 001. Read this before starting!

Date: Author: New: Revision: x SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO ELN TWO

CCE RR REVISED & UN-REVISED KARNATAKA SECONDARY EDUCATION EXAMINATION BOARD, MALLESWARAM, BANGALORE G È.G È.G È..

PURBANCHAL UNIVERSITY

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

CPS311 Lecture: Sequential Circuits

Where Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)

To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.

D Latch (Transparent Latch)

EECS 140 Laboratory Exercise 7 PLD Programming

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

First Name Last Name November 10, 2009 CS-343 Exam 2

AIM: To study and verify the truth table of logic gates

Vignana Bharathi Institute of Technology UNIT 4 DLD

VU Mobile Powered by S NO Group

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS


UNIT-3: SEQUENTIAL LOGIC CIRCUITS

Introduction to Digital Electronics

1.b. Realize a 5-input NOR function using 2-input NOR gates only.

Logic Design II (17.342) Spring Lecture Outline

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics

Light Emitting Diodes and Digital Circuits I

Sequential Logic Notes

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

CHAPTER1: Digital Logic Circuits

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

LAB #4 SEQUENTIAL LOGIC CIRCUIT

LAB 7. Latches & Flip Flops

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Digital Logic Design: An Overview & Number Systems

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

Transcription:

Note 5 Digital Electronic Devices Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 1

1. Binary and Hexadecimal Numbers Digital systems perform calculations and regulate their operation by using the binary base. As such digital circuits have two possible signals levels, usually 5 V and 0 V, to represent 1 and 0 binary numbers. Transistors are used for building digital circuits. The binary system is based on just two symbols or states: 0 and 1. These are called binary digits or bits. If a number is represented by this system, the digit position in the number indicates that the weight attached to each digit increases by a factor of 2 as we proceed from right to left.... 2 3 2 2 2 1 2 0 bit 3 bit 2 bit 1 bit 0 For example, the decimal number 15 in the binary system is 1111. In a binary number the bit 0 is the least significant bit (LSB) and the highest bit the most significant bit (MSB). The hexadecimal system can be used as a more efficient representation of a binary number and each hexadecimal digit corresponds to four binary digits. The hexadecimal system is based on 16 digits/symbols: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A(=10), B(=11), C(=12), D(=13), E(=14), F(=15). If a number is represented by this system, the digit position in the number indicates that the weight attached to each digit increases by a factor of 16 as we proceed from right to left.... 16 3 16 2 16 1 16 0 The following tables show part of the equivalence among Decimal, Binary, and Hexadecimal numbers. Decimal Binary Hexadecimal 1 1 1 2 10 2 3 11 3 4 100 4 5 101 5 6 110 6 7 111 7 8 1000 8 9 1001 9 10 1010 A 11 1011 B 12 1100 C 13 1101 D 14 1110 E Decimal Binary Hexadecimal 15 1111 F 16 10000 10 17 10001 11 18 10010 12 19 10011 13 20 10100 14 21 10101 15 22 10110 16 23 10111 17 24 11000 18 25 11001 19 26 11010 1A 27 11011 1B 28 11100 1C Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 2

To convert from an integer decimal numeral to its binary equivalent, we can divide the number by 2 and write the reminder in the ones-place; and then divide the result by 2 and write the reminder in the next place to the left, (repeating this process until the result becomes 0). Example 1 Convert the decimal number of 217 to its binary equivalent. Example 2 Do the addition of 1001,1010 + 0011,1111. 2. Logic Devices AND, OR, NOT(inverter), NAND, and NOR are the most common logic gates in digital electronics. Usually, the gates have 2 inputs and one output. The gates, their symbol and their logic operations are summarized below. AND Gate: A HIGH output (1) results only if both the inputs to the AND gate are HIGH (1). If neither or only one input to the AND gate is HIGH, a LOW output results. The Boolean equation for the AND gate is: out = A B, and its truth table (i.e., a table used to represent the relationship between inputs and output of a logic gate) is given as follows. Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 3

OR Gate: A HIGH output (1) results if one or both the inputs to the gate are HIGH (1). If neither input is HIGH, a LOW output (0) results.the Boolean equation for the OR gate is: out = A + B, and its truth table is given as follows. NOT Gate: A HIGH output (1) results if the input is LOW (0). If the input is HIGH (1), a LOW output (0) results. The Boolean equation for the NOT gate is: out = A, and its truth table is given as follows. A out 0 1 1 0 NAND Gate: A LOW output results only if both the inputs to the gate are HIGH. If one or both inputs are LOW, a HIGH output results.the Boolean equation for the NAND gate is: out = A B, and its truth table is given as follows. Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 4

NOR Gate: A HIGH output (1) results if both the inputs to the gate are LOW (0). If one or both input is HIGH (1), a LOW output (0) results.the Boolean equation for the NOR gate is: out = A + B, and its truth table is given as follows. A B out 0 0 1 0 1 0 1 0 0 1 1 0 As an example, the following figure shows the view and element placement of the popular chip 7400. The chip contains four NAND logical gates. The two additional pins supply power (+5 V) and connect the ground, respectively. Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 5

Example 3 In a computer bus system, a decoder is a device for selecting components. Once a computer places the address of a device on the bus, the decoder that is attached to each device checks the address and gives logic 1 output if it is the addressed device. Thus, only one decoder gives logic 1 output in response to a unique address in the bus. The following figure shows an 8-bit address decoder circuit implemented with NOT and AND gates. What is the address of the component selected by this decoder? Example 4 The following figure shows a multiplexer, which is a device to connect one of the multiple input lines (i.e. Ch 1, Ch 2, Ch 3, and Ch 4) to the output line (i.e. Output) based on the address placed on the channel select (i.e. A and B). What are the digital codes on A and B in order to select Ch 1, Ch 2, Ch 3, and Ch 4, respectively? Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 6

3. Flip-Flops The flip-flop is a basic memory element which is made of an assembly of logic gates. There are a number of forms of flip-flops, including RS-Type Flip-Flop and D-Type Flip- Flop. RS-Type Flip-Flop A Reset-set flip-flop has two inputs (R and S) and two outputs (Q and Q ). The logic between the input and output terminals is as follows: if there is a rising edge (0 1) present in the S-input while R = 0, then Q = 1; and if there is a rising edge present in the R-input while S = 0, then Q = 0. S R Q Q Rising edge (0 1) 0 1 0 0 Rising edge (0 1) 0 1 1 1 Not allowed Others No change As a simple illustration of the use of a flip-flop, consider a simple alarm system shown in Figure 1. In this system, an alarm sounds when a beam is interrupted and remains sounding even when the beam is no longer interrupted. A phototransistor is used as the sensor and so connected that when it is illuminated it gives a 0V input to S but when the illumination ceases it gives about 5 V to S. When the light beam is interrupted, S becomes 1, the output from the flip-flop becomes 1 too, and the alarm sounds. The output will remain as 1 even when S change to 0. The alarm can only be stopped if the reset switch is momentarily opened to produce a 5 V input to R. Figure 1: Alarm system using a SR flip-flop Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 7

D-Type Flip-Flop A D-type flip-flop has two inputs (D and E/CLK) and two outputs (Q and Q). The Q- output takes on the state of the D-input (or the state of D-input is transferred to Q-output) when there is a rising edge (0 1) present in the E-input. Otherwise, Q-output maintains its previous state. E/CLK D Q Q Rising edge 0 0 1 Rising edge 1 1 0 Non-Rising X No change ('X' denotes a Don't care condition, meaning the signal is irrelevant) D-type flip-flops can be used in groups to form n-bit data buffers (Figure 2). Data are placed in the data bus (D 0, D 1, D n-1 ), and then E-line is pulsed to latch the data in the D-flip-flops. After that, the changes in the data bus do not affect the output of the D-flipflops (latched data) until a new pulse is present in the E-line again. Figure 2: n-bit data buffers using D-type flip-flops Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 8

4. D/A and A/D Converters A D/A converter converts digital numbers to analog signals (generally voltage signals). A A/D converter does the opposite, i.e. converting analog signals to digital numbers. The D/A and A/D converters are essential components in interfacing digital world to analog world. The quantization error is due to the finite resolution of a converter and is an unavoidable imperfection in all types of converter (Figure 3).The resolution of a converter is defined as the finest voltage that the converter can convert to or recognize. Suppose the voltage range of the converter is denoted by V range, the resolution of an n-bit D/A or A/D is then given by Resolution = V range n 2 1 Figure 3: Quantization error of D/A and A/D converters For the converter, the relationship between the analog voltage and digital number is D/A converter: Analog voltage = Digital number Resolution A/D converter: Digital number = round (Analog voltage/resolution) Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 9

Example 5 Given an 8-bit A/D converter with an input voltage range from 0 V to 10 V, find resolution of the converter and the binary number converted from an input voltage of 3V. If the A/D converter is 12-bit wide, do it again. Example 6 Consider the circuit shown below. The op-amp has an output saturation of ±12V; and the A/D converter is a 5-bit one with an analog span of 0 to 10V. Find the binary number obtained from the A/D converter. 10V 4.7 K 5K V 1 10M 5 K 1M _ V 2 V 3 + 1M 10M 5K 5-bit A/D 0-10V Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 10