Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Similar documents
EXPERIMENT #6 DIGITAL BASICS

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

Experiment # 4 Counters and Logic Analyzer

INC 253 Digital and electronics laboratory I

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

PHYS 3322 Modern Laboratory Methods I Digital Devices

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

University of Illinois at Urbana-Champaign

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

RS flip-flop using NOR gate

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

DIGITAL CIRCUIT COMBINATORIAL LOGIC

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Chapter 4. Logic Design

RS flip-flop using NOR gate

Registers and Counters

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Decade Counters Mod-5 counter: Decade Counter:

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

PHY 351/651 LABORATORY 9 Digital Electronics The Basics

Registers and Counters

006 Dual Divider. Two clock/frequency dividers with reset

Digital Circuits I and II Nov. 17, 1999

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Experiment 8 Introduction to Latches and Flip-Flops and registers

ASYNCHRONOUS COUNTER CIRCUITS

Physics 120 Lab 10 (2018): Flip-flops and Registers

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Chapter 7 Counters and Registers

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Chapter 3: Sequential Logic Systems

ECE 372 Microcontroller Design

Asynchronous (Ripple) Counters

Reaction Game Kit MitchElectronics 2019

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Digital Circuits 4: Sequential Circuits

EET2411 DIGITAL ELECTRONICS

WINTER 15 EXAMINATION Model Answer

Computer Systems Architecture

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Chapter 3 Unit Combinational

Electrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Physics 323. Experiment # 10 - Digital Circuits

Light Emitting Diodes and Digital Circuits I

EE292: Fundamentals of ECE

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

Copyright 2011 by Enoch Hwang, Ph.D. and Global Specialties. All rights reserved. Printed in Taiwan.

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

Catch or Die! Julia A. and Andrew C. ECE 150 Cooper Union Spring 2010

Counter dan Register

Chapter 4: One-Shots, Counters, and Clocks

ECE 2274 Pre-Lab for Experiment Timer Chip

CHAPTER 4: Logic Circuits

Table of Contents Introduction

Digital 1 Final Project Sequential Digital System - Slot Machine

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing.

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18)

Lecture 8: Sequential Logic

Chapter 6 Registers and Counters

Principles of Computer Architecture. Appendix A: Digital Logic

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Logic Design. Flip Flops, Registers and Counters

Assignment 2b. ASSIGNMENT 2b. due at the start of class, Wednesday Sept 25.

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

MSCI 222C Class Readings Schedule. MSCI 222C - Electronics 11/27/18. Copyright 2018 C.P.Rubenstein Class Seating Chart Mondays

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

WINTER 14 EXAMINATION

Introduction to Digital Electronics

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

MSCI 222C Fall 2018 Introduction to Electronics

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

EE 367 Lab Part 1: Sequential Logic

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

Counters

Digital Circuits. Innovation Fellows Program

EECS 140 Laboratory Exercise 7 PLD Programming

Chapter 2. Digital Circuits

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Module -5 Sequential Logic Design

DIGITAL REGISTERS. Serial Input Serial Output. Block Diagram. Operation

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Asynchronous counters

A Combined Combinational-Sequential System

Transcription:

page 1 of 5 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter Introduction In this lab, you will learn about the behavior of the D flip-flop, by employing it in 3 classic circuits: (1) a one shot to de-bounce a push button, (2) a shift register to convert serial data into parallel data, and (3) a ripple counter to generate the numbers 0-7 in binary. Using the MicroBLIP Event Logger to Record Digital Bits Digital systems are typically monitored differently than analog systems. Instead of an oscilloscope, digital hardware engineers use a piece of equipment called an Event Logger to display the state of multiple individual bits at a particular moment in time determined by an edge trigger, a transition (e.g. from 0 to 1) on a clock input. You will use the Event Logger Mode of the MicroBLIP to capture and display 4 bits simultaneously as 1 (~ 5V ) or 0 (~ ground). As shown in Fig. 1, a rising edge on pin D8 (column 5T) reads the 4 bits on D9 (4T), D10 (3T), D11 (2T), and D12 (1T) and types them as 0 or 1, separated by tabs and followed by a carriage return, with D9 first, representing the most significant bit (MSB). Also shown are the 5V (12B) and GND (14B) connections used in previous labs to power the Fig. 1 breadboard busses. Parts List 2 CD4013 Dual D Flip-Flops 2 push buttons, 1N914 diode 1 µf capacitor various resistors

D Flip-Flop page 2 of 5 The pin-out for the D flip-flop integrated circuit (CD4013) is shown in Fig. 2. This chip uses Metal Oxide Semiconductors Field Effect Transistors (MOSFETs), and so the positive power supply (pin 14) is labeled V DD ( D for drain) and the ground (pin 7) is labeled V SS ( S for source), following the naming convention for MOSFETs. Recall that MOSFETS replace bipolar transistors in modern digital logic to conserve power and permit greater density of transistors in the integrated circuits. Be sure to insert the chip properly in the breadboard, with the little notch to the left and the chip labels right-side up. In the logic table for the D flip-flop (Fig 3), note that a rising edge (transition of a 0 to a 1) on the clock (CL) input transfers the logic state (0 or 1) at the data (D) input to the Q output, and its inverse to Q output. A falling edge at the clock input has no effect. Fig. 2 The Set (S) and Reset (R) inputs must be tied to ground to enable triggering by the clock input, otherwise they take precedence in setting and resetting the outputs One-Shot Build the Shift Register circuit shown in Figs. 4 and 5. Note that in the schematic (Fig. 4) certain connections are drawn in bold. These correspond to the green wires in Fig. 5, and will be replaced with other bold connections in the Counter circuit you will build later (Fig. 6). Both circuits share all the other connections, and thus you will not need to build these again. Fig. 3 CD 4013 dual D flip-flop

page 3 of 5 The Shift Register circuit (Fig. 4) contains of four D Flip-Flops on two CD4013 integrated circuits ( 1 and 2 encircled). The furthest Flip-Flop to the left is configured as a one-shot. Pressing switch S1 loads a logical 1 (+5V) at its D input, which is presented at its Q output, charging the 1 µf capacitor through the 100 KW resistor and eventually resetting the Flip-Flop. This prevents contact bounce in the switch triggering the various clock inputs in the circuit multiple times. How long would you expect the one-shot to take to reset itself (A)? Activate the power to the circuit by plugging the MicroBLIP into the USB hub attached to your computer (make sure it is connected to external power). Do not push the User Switches on the MicroBLIP at this time. Use your oscilloscope to measure the time calculated in (A), looking at the Q output, pin 1 of the one-shot (set to 2 V/div vertical, 100 ms/div horizontal, Trigger: Type=Edge, Slope=Rising, Mode=Normal, Coupling=DC). Sketch the resulting waveform and report the duration of the one-shot s pulse, explaining the difference from that computed (B). Fig. 4 Fig. 5 4/2/18 2:20:00 PM 2012 George

Shift Register page 4 of 5 The circuit you have built (Figs. 4 and 5) is a Shift Register. The Q output of the one-shot runs to the MicroBLIP s clock input (D8) and the Q output of the one-shot goes to the clock inputs of each of the other 3 Flip-Flops. This is known as a two-phase clock, using the rising and falling edges of the one-shot to sequentially trigger the Event Logger (the MicroBLIP) and the circuits at large (the other Flip-Flops). This way, the Flip-Flops will have time to settle before the Event Logger is asked to see what state they are in. The three Flip-Flops in the shift register are tied together in a train so that whatever data bit is present at one Flip-Flop s Q output is transferred to the D input of the Flip-Flop to the right when their clocks are synchronously triggered by the one-shot. The leading Flip-Flop has its D input tied to Switch 2, such that either a 1 or a 0 may be entered into it. The output of Switch 2 and the 3 Flip-Flops are presented to the Event Loggers data inputs, D9-D12. To test the system, activate the Event Logger. Open a new blank Word document on your computer and with the MicroBLIP still plugged into a USB port, push User Button 1 until Event Logger Mode appears. Now, every time there is a rising edge on pin D8, the MicroBLIP will type four numbers (each either a 1 or a 0 ), separated by tabs and followed by a carriage return, signifying the states of the four inputs D9-D12. Pressing S1 repeatedly, observe the pattern of 1 s and 0 s while pressing S2 or not. Record the pattern and explain (C). Ripple Counter Now remove the connections shown in bold in Fig. 4 (and as green wires in Fig. 5), and replace them with the connections shown in bold in Fig. 6. Notice that the Q output of the one-shot now goes only to the clock input of the first of the three other Flip-Flops. From then on, each Flip-Flop has its Q output tied to its own D input, so that each time it is clocked it changes state. Each Flip-Flop s Q output is also tied to the clock of the succeeding Flip-Flop, so that a carry operation occurs when the Flip-Flop itself (its Q output) goes from a 1 to 0. Press Switch 1 repeatedly and record at least 9 successive readings. Explain the counting sequence of the 3-bit binary numbers represented, identifying the most-significant bit (MSB) and least-significant bit (LSB) (D). What happens after the counter reaches 111 2 and why? Explain in terms of the modulo operator (E).

page 5 of 5 Fig. 6