Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab

Similar documents
PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

German Jordanian University. Department of Communication Engineering. Digital Communication Systems Lab. CME 313-Lab. Experiment 3.

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

BLOCK CODING & DECODING

Experiment 13 Sampling and reconstruction

BER MEASUREMENT IN THE NOISY CHANNEL

CPE 400L Computer Communication Laboratory. Laboratory Exercise #9 Baseband Digital Communication

CONVOLUTIONAL CODING

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

Experiment 4: Eye Patterns

BASE-LINE WANDER & LINE CODING

CAP240 First semester 1430/1431. Sheet 4

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

Analog to Digital Converter. Last updated 7/27/18

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

DIGITAL COMMUNICATION

Digital Signal. Continuous. Continuous. amplitude. amplitude. Discrete-time Signal. Analog Signal. Discrete. Continuous. time. time.

Lesson 2.2: Digitizing and Packetizing Voice. Optimizing Converged Cisco Networks (ONT) Module 2: Cisco VoIP Implementations

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

Decade Counters Mod-5 counter: Decade Counter:

MIE 402: WORKSHOP ON DATA ACQUISITION AND SIGNAL PROCESSING Spring 2003

ELEC 691X/498X Broadcast Signal Transmission Fall 2015

Viewing Serial Data on the Keysight Oscilloscopes

Operating Manual Ver.1.1

Digital Representation

Viewing Serial Data on the Keysight Oscilloscopes

Techniques for Extending Real-Time Oscilloscope Bandwidth

successive approximation register (SAR) Q digital estimate

NanoGiant Oscilloscope/Function-Generator Program. Getting Started

MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM

B I O E N / Biological Signals & Data Acquisition

KTVN Silver Springs DTV Translator. K29BN D in KTVN Shop

Analog Discovery Scope and Waveform Generator Edited 11/15/2016 by Eric Scotti & DGH

BTV Tuesday 21 November 2006

EMS DATA ACQUISITION AND MANAGEMENT (LVDAM-EMS) MODEL 9062-C

Supplementary Course Notes: Continuous vs. Discrete (Analog vs. Digital) Representation of Information

EECS 373 Design of Microprocessor-Based Systems

Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series

The EMC, Signal And Power Integrity Institute Presents

Experiment 2: Sampling and Quantization

PHYS 3322 Modern Laboratory Methods I Digital Devices

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

AIM: To study and verify the truth table of logic gates

Exercise 2: D-Type Flip-Flop

A New Hardware Implementation of Manchester Line Decoder

Data Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen

ASYNCHRONOUS COUNTER CIRCUITS

Operating Manual Ver.1.1

Introduction to the oscilloscope and digital data acquisition

The Discussion of this exercise covers the following points:

Professor Laurence S. Dooley. School of Computing and Communications Milton Keynes, UK

Agilent 6000 Series Oscilloscope Demo Guide

Counters

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

UNIVERSITY OF BAHRAIN COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels

Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C

EC 6501 DIGITAL COMMUNICATION

Major Differences Between the DT9847 Series Modules

2 MHz Lock-In Amplifier

DIGITAL ELECTRONICS MCQs

medlab One Channel ECG OEM Module EG 01000

Introduction to Computers and Programming

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

INTERNATIONAL TELECOMMUNICATION UNION GENERAL ASPECTS OF DIGITAL TRANSMISSION SYSTEMS PULSE CODE MODULATION (PCM) OF VOICE FREQUENCIES

4.9 BEAM BLANKING AND PULSING OPTIONS

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

Fig1-1 2-bit asynchronous counter

VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA

WINTER 15 EXAMINATION Model Answer

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Agilent DSO5014A Oscilloscope Tutorial

Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus. Part I

COSC3213W04 Exercise Set 2 - Solutions

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Advanced Test Equipment Rentals ATEC (2832)

Converters: Analogue to Digital

Simulation analysis of the transmission gaps influence on the decoding processes in the NS-DM system

ni.com Sensor Measurement Fundamentals Series

Datasheet SHF A

8. Stratix GX Built-In Self Test (BIST)

How advances in digitizer technologies improve measurement accuracy

Synthesized Clock Generator

ZONE PLATE SIGNALS 525 Lines Standard M/NTSC

Chapter 14 D-A and A-D Conversion

Digital Video Telemetry System

Workshop 4 (A): Telemetry and Data Acquisition

Experiment # 4 Counters and Logic Analyzer

Digitizing and Sampling

SPI Serial Communication and Nokia 5110 LCD Screen

Digital Circuits I and II Nov. 17, 1999

Revision History. SDG2000X Firmware Revision History and Update Instructions

EXPERIMENT #6 DIGITAL BASICS

MODULE 3. Combinational & Sequential logic

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

MULTIMEDIA COMPRESSION AND COMMUNICATION

MULTIDYNE Electronics, Inc. Innovations in Television Testing & distribution

Transcription:

German Jordanian University Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab Experiment 3 Pulse Code Modulation Eng. Anas Alashqar Dr. Ala' Khalifeh 1

Experiment 2Experiment Pulse Code Modulation Objectives: After this experiment the student should be able to: 1. Recognize the various processes of PCM encoding and decoding. 2. Realize the structure of the PCM stream. 3. Appreciate the importance of data structure and synchronization. Introduction: Pulse Code Modulation (PCM) is a method of converting an analog signal into a digital signal (A/D conversion). This is achieved by a PCM encoder via three operations in sequence: sampling, quantization and coding as shown in the Figure 1. Figure 1. PCM System. A step-by-step description of the operations of a standard PCM encoder is as follows: 1. The encoder is driven by a TTL clock. 2. The input analog message is sampled periodically. The sample rate is determined by the external clock and the number of bits per PCM frame. 3. Each sample amplitude is compared with a finite set of amplitude levels, called quantization levels. These are distributed within the range ± V volts. 4. Each sample is assigned a digital (binary) codeword representing the number associated with the quantizing level which is closest to the sample amplitude. The number of bits n in the digital codeword and the number of quantizing levels L are related by the equation L=. 5. The codeword is assembled into a time frame, together with other bits as may be required. In many commercial systems, a single extra bit is added in the least significant bit position. This is alternately a 0 or a 1. These bits are used by subsequent decoders for frame synchronization. The frame is transmitted serially. 2

Upon reception of a PCM sequence, the PCM decoder: 1. extracts a frame synchronization signal FS from the data itself (from the embedded alternate ones and zeros in the LSB position), or uses an FS signal borrowed from the transmitter. 2. extracts the binary number, which is the coded (and quantized) amplitude of the sample. 3. identifies the quantization level which this number represents. 4. generates a voltage proportional to this amplitude level. 5. presents this voltage to the output Vout. The voltage appears at Vout for the duration of the sampling period. Note that, it is not possible to recover a distortionless message from these samples. They are flat top, rather than natural samples. The decoder itself has introduced no distortion of the received signal, but the signal from the PCM encoder is already an inexact version of the signal at the input of the encoder. Message reconstruction can be improved by low pass filtering. PCM Modules The input to the PCM ENCODER is an analog message. The sampling rate of the module is defined by (but not equal to) the CLK input, which sets a limit on the maximum allowable message bandwidth, according to Nyquist Sampling Theorem. The dynamic range of the quantizer is designed for the range ±2.0 volts, therefore the input message amplitude must be held within this range. We go briefly over each of the input and output connections which will be used in this experiment. Digitizing Scheme Select : a three-position toggle switch which selects the 4-bit or 7-bit linear encoding scheme; or the 4-bit companding scheme. FS: frame synchronization, a signal indicating the end of each data frame. Vin: the analog signal to be encoded. PCM DATA: the output data stream. CLK: a TTL input serves as the Master Clock for the module. Clock rate of this module must be 10 khz or less (manufacture limitation). For this experiment we will use the 8.333 khz TTL signal from the Master Clock module. The decoder is driven by an external clock, borrowed from, and so synchronized to, that of the encoder. Frame synchronization may be achieved either by extracting the FS signal from the embedded information in the received data, or by borrowing it externally from the encoder (connecting direct wire between transmitter and receiver). A toggle switch (FS SELECT) in the PCM DECODER allows switching between the two modes. Though an external signal can be used for demonstrating the PCM operation, the PCM encoder is equipped with test periodic signals (SYNC MESSAGE) of frequencies which are fraction of the clock rate. These signals are synchronized with the clock and, therefore, provide improved triggering. The frequency of these signals can be set from a dip switch SW2 on the board of the PCM Encoder. Note that these signals are not pure sinusoids. 3

PCM StreamStructure Each binary word is arranged in a time frame. The time frame contains eight slots of equal length, and is eight clock periods long. The slots, from first to last, are numbered 7 through 0. These slots contain the bits of a binary word. The least significant bit (LSB) is contained in slot 0. See Figure 2. Figure2. PCM Encoder Timing Frame.. The LSB consists of alternating ones and zeros. These are placed (embedded) in the frame by the encoder itself, and cannot be modified by the user. They are used by subsequent decoders to determine the location of each frame in the data stream, and its length. The remaining seven slots are available for the bits of the binary codeword. Thus the system is capable of a resolution of a maximum of seven bits (128 levels). This resolution, for purposes of experiment, can be reduced to four bits (by front panel toggle switch). The 4-bit mode uses only five of the available eight slots - one for the embedded frame synchronization bits, and the remaining four for the binary codeword (in slots 4, 3, 2, and 1). See Figure 3. ` 7 Bits 4 Bits 0 0 0 Frame Code word FS Figure.3 Frame structure for 7-bit and 4-bit words. 4

Lab Work Modules: AUDIO OSCILLATOR, PCM ENCODER, PCM DECODER. Part I: PCM Frame Structure 1. Patch the 8.333 khz TTL Clock from the Master Signal module to the CLK input of the PCM Encoder. 2. On one of the oscilloscope channels display the frame synchronization signal FS. Adjust the sweep speed (Time/Division) to show three frame markers. 3. On the second oscilloscope channel display the CLK signal. 4. Place the two waveform on the top of each other so that they can be easily compared, Save the obtained signal in step 4 in your lab sheets. What is the frame duration? Bit duration? Codeword duration? What is the sampling rate of the PCM Encoder? Is it appropriate to sample a speech signal? Why? Part II: Quantizing levels for 4-bit linear encoding 1. Construct the TIMS model of PCM system as shown in below Figure 4. Figure.4PCM Encoder TIMS Model 5

2. Set the toggle switch to 4-BIT liner. Though standard PCM uses 7 bits, selecting the 4-bit encoding scheme will reduce the number of quantization levels to be examined to 16 only. 3. Feed a DC voltage level from the VARIABLE DC module to Vin of the PCM Encoder. Turn the knob of the variable DC voltage to the least (negative) value (full counterclockwise). 4. Adjust Vin to its maximum negative value. Record the DC voltage. You should be getting all zeros for the 4-bit binary number for this DC setting. 5. Gradually increase the amplitude of the DC input signal until you notice a change to the PCM output. Record the binary sequence of the new digital word, and the input amplitude at which the change occurred. 6. Continue this process over the full range of the DC supply. You should be getting all ones for the 4-bit binary number for this DC setting, Use Table 1 to recorded your value. DC voltage Table.1 Digital word Sketch the input-output characteristics of the Quantizer. This is a staircase plot, with the input voltage on the x-axis and the output level (labeled as a binary sequence) on the y-axis. Connect the corners of the stair steps with the best fit. Is the curve linear? Part III: Time-Varying Messages 1. Set the toggle switch to 4-BIT linear. 2. Using frequency counter set the audio oscillator about 0.2kHz. 3. Connect the Audio Oscillator output to Vin of the PCM Encoder. Observe the PCM Data output over consecutive frames. Save the CLK signal, Fs signal, and PCM data in you lab sheet. 6

Part IV: PCM Decoding 1. Borrow the frame synchronization signal FS from the transmitter by connecting it to the frame synchronization input FS of the receiver 2. Check that the FS SELECT toggle switch is set to EXT FS(See Figure5). Save the original signal (input to the PCM Encoder) and recovered signal in your lab sheets. 3. Connect the output of the PCM Decoder to a Tunable LPF. Now observe the original signal together with the output of the filter and start adjusting the cutoff frequency. FS from ENCODER PCM DATA from ENCODER 8.3kHz SAMPLE CLOCK V in from ENCODER Figure.5PCM Decoder TIMS Model 7