Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Similar documents
Digital Fundamentals: A Systems Approach

CHW 261: Logic Design

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

ECE 2274 Pre-Lab for Experiment Timer Chip

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Asynchronous (Ripple) Counters

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Rangkaian Sekuensial. Flip-flop

EKT 121/4 ELEKTRONIK DIGIT 1

Other Flip-Flops. Lecture 27 1

Digital Circuits I and II Nov. 17, 1999

CHAPTER 1 LATCHES & FLIP-FLOPS

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

RS flip-flop using NOR gate

Registers and Counters

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Exercise 2: D-Type Flip-Flop

ME 515 Mechatronics. Introduction to Digital Electronics

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

RS flip-flop using NOR gate

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

EKT 121/4 ELEKTRONIK DIGIT 1

Experiment 8 Introduction to Latches and Flip-Flops and registers

Registers and Counters

UNIVERSITI TEKNOLOGI MALAYSIA

ECE 341. Lecture # 2

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

Counter dan Register

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

PHYS 3322 Modern Laboratory Methods I Digital Devices

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

LATCHES & FLIP-FLOP. Chapter 7

EXPERIMENT #6 DIGITAL BASICS

Lesson 12. Advanced Digital Integrated Circuits Flip-Flops, Counters, Decoders, Displays

Digital Circuits ECS 371

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

LAB #4 SEQUENTIAL LOGIC CIRCUIT

INTRODUCTION TO SEQUENTIAL CIRCUITS

CHAPTER 6 COUNTERS & REGISTERS

ELCT201: DIGITAL LOGIC DESIGN

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

Introduction to Sequential Circuits

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

PRE J. Figure 25.1a J-K flip-flop with Asynchronous Preset and Clear inputs

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing.

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Physics 323. Experiment # 10 - Digital Circuits

Unit 11. Latches and Flip-Flops

Digital Fundamentals: A Systems Approach

Asynchronous counters

Digital Circuit And Logic Design I. Lecture 8

Digital Circuit And Logic Design I

Counters

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

PGT104 Digital Electronics. PGT104 Digital Electronics

PHY 351/651 LABORATORY 9 Digital Electronics The Basics

CHAPTER 4: Logic Circuits

MC9211 Computer Organization

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

ASYNCHRONOUS COUNTER CIRCUITS

Electrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1

Asynchronous Counter

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Lecture 8: Sequential Logic

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

CS 261 Fall Mike Lam, Professor. Sequential Circuits

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

IT T35 Digital system desigm y - ii /s - iii

Chapter 5 Flip-Flops and Related Devices

CHAPTER 4: Logic Circuits

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

Experiment # 4 Counters and Logic Analyzer

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic

Discussion of New Equipment

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Chapter 11 Latches and Flip-Flops

Operating Manual Ver.1.1

Chapter 2. Digital Circuits

Lecture 12. Amirali Baniasadi

Sequential Logic Basics

Chapter 4. Logic Design

Transcription:

Today 3/8/ Lecture 8 Sequential Logic, Clocks, and Displays Flip Flops and Ripple Counters One Shots and Timers LED Displays, Decoders, and Drivers Homework XXXX Reading H&H sections on sequential logic and clocks. Lab If you have questions: Email or call me on my cell (up to pm) Phsx 262 Laboratory Electronics II Spring Lecture 8 Page

Review of Logic Gates AND A B Schematic symbol 2 3 Algebraic example Q Q A B OR A B 2 3 Q Q A B NOT 2 A Q Q A NAND A B 2 74N 3 Q A B Q Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 2

Combinational versus Sequential Combinational logic: Output state of the circuit is dependant only on the present input states. Sequential Logic: Output state depends on both the present input states and on previous history. A Sequential Logic circuit has memory! Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 3

S R RS FF 3 2 4 6 5 NANDs Q Inputs Outputs Q' RS Flip-Flop This circuit cannot be analyzed combinatorially. The output is determined by considering these NAND functions temporally, that is, discussing the state of the outputs (Q and Q ) after some event in terms of (Q and Q ) before. Q S Q' and Q' R Q if S and R then Q S Q ' Q and Q ' R Q Q If Q = NOT(Q ), then state is unchanged. ' The state only changes when one of the inputs (R or S, but not both) are briefly toggled low (FALSE). Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 4

State Table for RS FF Toggle Set input (with R=) S R Q Q Q R Q Q Q S Q Q Q is set high if S goes low No change if both high Toggle Reset input (with S=) Q is reset low if R goes low No change if both high Set S Reset R RS FF 2 4 5 State Table S R QQ?? No Change 3 6 Q Q' Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 5

Data D-type Master-Slave Clocked Flip-Flop D-type RS FFs 3 9 2 8 3 9 2 8 Q 2 4 5 6 2 3 4 5 6 2 3 Q' CLK Master 3 4 Slave Operation: Q=D and Q =not(d) when CLK goes high. No change when CLK is low or goes low, even if D changes No change if D changes after CLK goes high Data is clocked and locked when CLK transition from low to high (Details: http://www.piclist.com/images/www/hobby_elec/e_ckt_6.htm) Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 6

74LS74 Chip-Dual D-type flip-flop with Set and Reset 74LS74 Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 7

Flip Flop Shift Register is clocked in one bit at a time Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 8

Clocked Flip-Flop: Divide by 2 Toggle- Connected Flip-Flop Ambiguous Start Timing Diagram f f/2 Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 9

Clock plus n flip-flops Ripple Counter Divided by 2 Divided by 2 n CLK Clock khz Vcc CLR 2 Q 5 D 3 CP Q 6 4 PR 7474 3 3 CLK2 CLR 2 9 CLK4 CLR 5 CLK8 CLR 2 9 CLK6 2 Q2 2 Q 2 Q2 D2 D D2 CP2 PR 2 7474 Q 2 8 3 4 CP PR 7474 Q 6 CP2 PR 2 7474 Q 2 8 CLK/6 = 62.5 Hz For 7474, pin 7=GND pin 4 = Vcc CLK CLK2 CLK4 CKL8 CLK6 f f/2 f/4 f/8 f/6 Phsx 262 Laboratory Electronics II Spring Lecture 8 Page

Ripple Down Counter CLK CLK2 CLK4 CKL8 CLK6 Q Q Q2 Q3 Hex F E D C B A 9 8 7 6 5 4 3 2 Phsx 262 Laboratory Electronics II Spring Lecture 8 Page

Ripple Up Counter CLK CLK2 CLK4 CKL8 CLK6 Q Q Q2 Q3 Hex F 2 3 4 5 6 7 8 9 A B C D E F Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 2

Astable Multivibrator The astable multivibrator is an oscillator. The period and duty cycle are properties of oscillator. t p Period f in Hertz t p t high t t t p high low t low Depending on whose definition you use thigh %Duty Cycle High t OR tlow %Duty Cycle Low t Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 3 p p

Timer Circuits - 555 Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 4

Timer Circuits - 555 Functional Block Diagram V THRES 2 V 3 CC V TRIG V 3 CC Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 5

One Shot with a 555 One shot per trigger pulse t w =.R A C (pulse width from the spec sheet) Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 6

Continuous Shots with a 555 out Low Duty Cycle <5% Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 7

Setting Frequency of a 555 clock Note: Max R A +2R B is 2M Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 8

5% Duty Cycle Clock with 555 Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 9

Display Technologies-LED LED - Light Emitting Diode Normally operates at ~ma Drops ~.7V Has typical Solid State Diode IV Characteristics Available in many different colors (Physics achievement!) +5V 33ohm Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 2

f g a 7-Segment LED Display b Connected to +5V e d MAN7A c dp 33ohm Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 2

MAN7A 7-Segment Display LED Display Devices Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 22

BCD Binary Coded Decimal maps a four bit binary code directly to decimal numbers. Great for using binary to provide the human interface, but is really inefficient binary packing so is rarely used internally in circuits. Chips are available that perform the conversion binary BCD binary. A 3 A 2 A A Dec 2 3 4 5 6 7 8 9 Undef Undef Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 23

BCD Decoder-Driver 7-Segment LED Display +5V BCD Decoder-Driver BCD Decoder -Driver 33ohm An LED is on when chip output goes low. 7-Segment LED Display Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 24

Truth Table - BCD Decoder Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 25

Lab 7: Ripple Counter with Display Q Clock 4-bit Ripple Counter Q 2 Q 3 Q 4 Sample DAC with Lab Scope8 Q 4 Q 3 Q 2 Q A 3 A 2 A A MMI a-g BCD Decoder Driver 7 segment Display Phsx 262 Laboratory Electronics II Spring Lecture 8 Page 26