JABATAN KEJURUTERAAN ELEKTRIK

Similar documents
Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Exercise 2: D-Type Flip-Flop

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

LATCHES & FLIP-FLOP. Chapter 7

ECE 2274 Pre-Lab for Experiment Timer Chip

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Exercise 2: Connecting the Digital Logic Circuits

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Activity Sequential Logic: An Overview

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

ECE 331 Digital System Design

ECE 301 Digital Electronics

ECE 341. Lecture # 2

The NOR latch is similar to the NAND latch

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

ASYNCHRONOUS COUNTER CIRCUITS

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Computer Systems Architecture

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

Introduction to Sequential Circuits

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Digital Circuits ECS 371

Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Chapter 5 Flip-Flops and Related Devices

Other Flip-Flops. Lecture 27 1

Mission. Lab Project B

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science

Digital Circuits I and II Nov. 17, 1999

Sequential Design Basics

Experiment # 4 Counters and Logic Analyzer

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Physics 323. Experiment # 10 - Digital Circuits

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Administrative issues. Sequential logic

Dual Slope ADC Design from Power, Speed and Area Perspectives

CARLETON UNIVERSITY. Facts without theory is trivia. Theory without facts is bull 2607-LRB

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

EET2411 DIGITAL ELECTRONICS

16 Stage Bi-Directional LED Sequencer

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Engr354: Digital Logic Circuits

Electrical and Electronic Laboratory Faculty of Engineering Chulalongkorn University. Cathode-Ray Oscilloscope (CRO)

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

Figure 7.8 Circuit Schematic with Switches, Logic Gate, and Flip-flop

MULTISIM DEMO 9.5: 60 HZ ACTIVE NOTCH FILTER

COMP2611: Computer Organization Building Sequential Logics with Logisim

EKT 121/4 ELEKTRONIK DIGIT 1

Analysis of Clocked Sequential Circuits

EXPERIMENT #6 DIGITAL BASICS

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Chapter 5 Synchronous Sequential Logic

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Experiment 8 Introduction to Latches and Flip-Flops and registers

Flip-Flops and Sequential Circuit Design

Topic D-type Flip-flops. Draw a timing diagram to illustrate the significance of edge

Chapter 11 Latches and Flip-Flops

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing.

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Week 4: Sequential Circuits

100 Points. (To be performed the week of March 18, 2013)

INC 253 Digital and electronics laboratory I

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

(Refer Slide Time: 2:05)

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

EE 367 Lab Part 1: Sequential Logic

RS flip-flop using NOR gate

ELCT201: DIGITAL LOGIC DESIGN

FLIP-FLOPS AND RELATED DEVICES

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

Lecture 8: Sequential Logic

LAB #4 SEQUENTIAL LOGIC CIRCUIT

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

RS flip-flop using NOR gate

A computer based teaching program for the design and analysis of digital counter circuits

Physics 120 Lab 10 (2018): Flip-flops and Registers

ELCT201: DIGITAL LOGIC DESIGN

LOOK AT THE NETWORK OF METAL STRIPS ON THE BACKSIDE OF THE PROTOTYPING BOARD

OFC & VLSI SIMULATION LAB MANUAL

Logic Design. Flip Flops, Registers and Counters

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on

CS3350B Computer Architecture Winter 2015

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

Experiment # 12. Traffic Light Controller

ECE 301 Digital Electronics

AIM: To study and verify the truth table of logic gates

Topics of Discussion

Vivekananda College of Engineering and Technology Puttur (D.K)

PESIT Bangalore South Campus

Sequential Logic and Clocked Circuits

Transcription:

JABATAN KEJURUTERAAN ELEKTRIK COURSE CODE EC302 COURSE NAME ELECTRONIC COMPUTER AIDED DESIGN COURSE WORK LAB WORK 5 TOPIC DIGITAL LOGIC SIMULATION DATE Learning Outcomes: Perform simulation of various analogue, digital and mixed-signal electronic circuits successfully using a particular simulation package. Laboratory Equipment: Computer / MicroSim Eval 8 CLOCK GENERATOR CIRCUIT. [CLO 2] The first circuit we will look at is an op-amp circuit that drives the clock of a JK flip-flop. Wire the circuit shown in Figure5.1. The parts contained in this circuit are given in table. The circuit is drawn as though we were going to wire the circuit in the lab. No special circuits are required between the analog circuitry and the digital logic states. Procedure: 1. Draw the schematic circuit shown as below: (Rubric : Circuit drawing 10 Marks)

ANALYSIS/RESULT: The J and K inputs of the flip-flop are held high so that the flip-flop toggles at each positive clock edge. There must be one important point that must not be overlooked. All sequential logic that has a preset or clear function must be preset or cleared at the start of the run. If you do not preset or clear the sequential logic, Pspice does not know what output state to start the logic in. Since the initial state is unknown, all future states are unknown and all the results of the simulation are meaningless. The digital source clears the flip-flop at the start of the run by having a logic value of zero for time equals 1us to 20us. For the remainder of the simulation, the source has the value of logic one. The attributes of this source are as in Figure 5.2: Figure 5.2 The pulsed voltage waveform, Vpulse, produces a 1 khz square wave that produces voltages between 1 and 1 volt. How to get the Vpulse part and how to set its attributes are shown in Figure 5.3a and Figure 5.3b below. Figure 5.3a Figure 5.3b The ideal op-amp circuit has a gain of 9 and produces a +-9 volt square wave of 1 khz at node Vo1. This wave goes into Zener clipping circuit that limits the voltage to +5.6 and 0.7 volts at node Vclamp. This voltage is TTL compatible and connected to the Schmitt Trigger input. The output of the Schmitt trigger should be 0 to 5 volts square waves at 500Hz. They should also be 180 degrees out of phase.

Since the frequency of the generator is 1 khz, we will run a transient simulation for 15ms to allow 15 cycles. Fill in the Transient setup dialog box as shown in Figure 5.4 Set automatically run probe as in Figure 5.5 Figure 5.4 Figure 5.5 Run simulation as shown below in Figure 5.6 Figure 5.6

Generating Timing Diagram For Analog & Digital Signals With Probe To display the traces, click Trace and then Add from the menu bar. Some of the traces are displayed differently in this dialog box. At analog nodes the traces are displayed as V(Vo1) or V(R6:1). The currents through analog components are shown as I(D1) or I(R5). The waveforms at digital nodes are shown as Vo3 or Vo4. This is how Probe allows you to distinguish between digital and analog nodes. To plot the analog and digital signal, highlight the nodes which are to be graphed by Probe. The highlighted node names will be displayed in the Trace Expression box. Probe will automatically separate analog and digital traces by plotting them on separate plots. Display the traces Vo1, Vclamp, Vo2, Vo3 and Vo4 by highlighting the node names one by one or by directly keying in the node names in the Trace Expression box as in Figure 5.7 Figure 5.7 Probe will graph digital signals Vo2, Vo3 and Vo4 together on one plot and analog signals V(Vo1) and V(Vclamp) together on a separate plot as in Figure 5.8 Figure 5.8 (Rubric : Analysis/Result 20 Marks)

Graphic Part Name escription ibrary R esistor val.slb VPULSE ndependent pulsed voltage source ource.slb BUBBLE UBBLE ort.slb AGND Ground ort.slb ua741 Operational amplifier val.slb 74107 dge triggered JK flip-flop val.slb 7414 nverting Schmitt Trigger val.slb Digital signal igital source ource.slb D1N750 volt zener val.slb HI onstant logic 1 ort.slb LO onstant logic 0 ort.slb Table 1 Component List Conclusion : Write the conclusion based on your findings. (Rubric: Conclusion - 5 Marks) PREPARED BY CHECKED BY APPROVED BY COURSE LECTURER COURSE COORDINATOR HEAD OF PROGRAM MOHD KAMIL ZAHARI NORHANANI ABD RAHMAN MOHAMMAD FADZIL BASIR AHMAD DATE : 20/1/2012 DATE : 20/1/2012 DATE : 20/1/2012