Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

Similar documents
1. Convert the decimal number to binary, octal, and hexadecimal.

ECE Lab 5. MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output

Combinational Logic Design

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

NAND/NOR Implementation of Logic Functions

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

CSE221- Logic Design, Spring 2003

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

Lab #6: Combinational Circuits Design

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

Chapter 4: Table of Contents. Decoders

MODULE 3. Combinational & Sequential logic

Introduction to Digital Electronics

Contents Circuits... 1

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

ระบบคอมพ วเตอร และการเช อมโยง Computer Systems and Interfacing บทท 1 พ นฐานด จ ตอล

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

TYPICAL QUESTIONS & ANSWERS

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

PURBANCHAL UNIVERSITY

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Palestine Technical College. Engineering Professions Department. EEE Digital Logic Fundamentals. Experiment 2.

Digital Circuits ECS 371

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

FUNCTIONS OF COMBINATIONAL LOGIC

Laboratory Objectives and outcomes for Digital Design Lab

THE KENYA POLYTECHNIC

AIM: To study and verify the truth table of logic gates

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

PHYS 3322 Modern Laboratory Methods I Digital Devices

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

ME 515 Mechatronics. Introduction to Digital Electronics

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

Department of Computer Science and Engineering Question Bank- Even Semester:

VikiLABS. a g. c dp. Working with 7-segment displays. 1 Single digit displays. July 14, 2017

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

DIGITAL ELECTRONICS LAB MANUAL FOR 2/4 B.Tech (ECE) COURSE CODE: EC-252

Chapter 9 MSI Logic Circuits

Encoders and Decoders: Details and Design Issues

EE 210. LOGIC DESIGN LAB.

Chapter 8 Functions of Combinational Logic

Code No: A R09 Set No. 2

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

St. MARTIN S ENGINEERING COLLEGE

Chapter 3: Sequential Logic Systems

Minnesota State College Southeast

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

Lab #12: 4-Bit Arithmetic Logic Unit (ALU)

OFC & VLSI SIMULATION LAB MANUAL

Physics 323. Experiment # 10 - Digital Circuits

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

Lab #11: Register Files

ELEC 204 Digital System Design LABORATORY MANUAL

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Digital Electronic Circuits Design & Laboratory Guideline

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics

CS 151 Final. Instructions: Student ID. (Last Name) (First Name) Signature

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Multi-Level Gate Circuits. Chapter 7 Multi-Level Gate Circuits NAND and NOR Gates. Some Terminologies (Cont.) Some Terminologies

DIGITAL LOGIC DESIGN. Press No: 42. Second Edition

Department of Electrical Engineering University of Hail Ha il - Saudi Arabia

DHANALAKSHMI SRINIVASAN INSTITUTE OF RESEARCH AND TECHNOLOGY CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN. I Year/ II Sem PART-A TWO MARKS UNIT-I

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Lab #11: Register Files

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

Digital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator

2 Marks Q&A. Digital Electronics. K. Michael Mahesh M.E.,MIET. Asst. Prof/ECE Dept.

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

DIGITAL ELECTRONICS & it0203 Semester 3

Computer Systems Architecture

DIGITAL CIRCUIT PROJECTS

Engineering College. Electrical Engineering Department. Digital Electronics Lab

Digital Circuits. Electrical & Computer Engineering Department (ECED) Course Notes ECED2200. ECED2200 Digital Circuits Notes 2012 Dalhousie University

Part (A) Controlling 7-Segment Displays with Pushbuttons. Part (B) Controlling 7-Segment Displays with the PIC

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

EE292: Fundamentals of ECE

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

Light Emitting Diodes and Digital Circuits I

Digital Circuits I and II Nov. 17, 1999

Semester 6 DIGITAL ELECTRONICS- core subject -10 Credit-4

Digital Circuit Projects: An Overview of Digital Circuits Through Implementing Integrated Circuits - Second Edition

Light Emitting Diodes and Digital Circuits I

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Using minterms, m-notation / decimal notation Sum = Cout = Using maxterms, M-notation Sum = Cout =

Where Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)

EECS 140 Laboratory Exercise 7 PLD Programming


211: Computer Architecture Summer 2016

Transcription:

8. Objectives : Experiment (6) Decoders / Encoders To study the basic operation and design of both decoder and encoder circuits. To describe the concept of active low and active-high logic signals. To learn how to use the n-to- n type decoders to implement a given Boolean function. To learn how to use 7-segment LED display along with a seven-segment decoder to create decimal digits. 8. Background Information : Decoders : A decoder is a combinational circuit that converts coded inputs to another coded outputs. The famous examples of decoders are binary n-to- n decoders and seven-segment decoders. A binary decoder has n inputs and a maximum of n outputs. As we know, an n-bit binary number provides n minterms or maxterms. This type of decoder produces one of the n minterms or maxterms at the outputs based on the input combinations. Lets take the -to-4 decoder as an example, the block diagram and the truth table of this decoder is shown in Figure 8. and Table 8. respectively. E (Enable) D 0 x y - to 4 Decoder D D D Figure 8. Block Diagram of -to-4 Decoder E x y D 0 D D D 0 X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Table 8. Truth table of -to-4 Decoder From the truth table, you can observe the basic operation of n-to- n decoders, there is only one active output ( minterm ) for each input combination. The Boolean expression of the output signals are : D E x' y', D = E x' y, D = E x y' and D = E x y 0 = Now, the logic diagram for the -to-4 decoder can obtained as shown in Figure 8..

In the same way, we can obtained the logic diagram for any n-to- n type decoder. The commercially available decoders are normally built using NAND gates instead of using AND gates because they are easy and less expensive to build. An example of a commercial n-to- n line decoder is the 749 chip. This chip has two -to-4 decoders with active low enable for each, They constructed using the NAND gates (see its pinout diagram and Function Table ) Because any Boolean function can be expressed as a sum of products (minterms) or a product of sums (maxterms), we can use a decoder to implement any Boolean function. For example, consider the full-adder circuit illustrated in figure 4.6. The Boolean expressions for the outputs S and C are : S = x' y' z + x' yz' + xy' z' + xyz C = x' yz + xy' z + xyz' + xyz The above expressions can be implemented by ORING the appropriate combination of output minterms of a -to-8 decoder : Seven-Segment Display S = D C = D 5 4 6 Another common type of decoder is the seven-segment decoder. This decoder is used along with seven-segment LED display to create a decimal or hexadecimal digits. The Sevensegment LED display is commonly used for numerical display as in multimeters and calculators, it contains seven independent LEDs arranged as shown in Figure 8.. 7 7 Figure 8. A Seven-Segment Display There are two main types of seven-segment LEDs, the common cathode (CC) and the common anode (CA). In the CC type, the cathodes for all segments are joined in a single node. On the other hand in CA type, the anodes are joined together in a single node. ( see Figure 8.4)

Figure 8.4 Types of 7-Segment Display All decimal or hexadecimal numbers can be displayed by controlling the state of the appropriate segments ON or OFF. This can be done using a seven-segment decoder, a seven-segment decoder accepts four binary inputs and provides seven outputs that determines which of the segments on a seven-segment LED display should be on or off to create a decimal or hexadecimal digits. As an example of the commercial 7-segment decoder is the 7447 chip, This is a BCD to seven-segment decoder which used for displaying the numbers from 0 trough 9 based on the corresponding input BCD number. This chip is design for use with to a common anode seven segment display. It has active-low outputs (see Pin-Out Diagram and Function Table). The circuit for the BCD to 7-Segment is shown in Figure 8.5 Encoders: The encoder is a combinational circuit that performs the reverse operation of the decoder. The encoder has a maximum of n inputs and n outputs. The block diagram and the truth table of a 4-to- encoder are shown in Figure8.6 and Table8. respectively. D 0 D D D 4-to- Encoder x y Figure 8.6 Block Diagram of 4-to- Encoder

D 0 D D D x y 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Table 8. truth table For the 4-to- encoder From the truth table, we can expressed the outputs as : x = D y = D Therefore, the logic diagram for the 4-to- Encoder can be obtained as shown in Figure 8.7. 8. Equipments Required : Universal Breadboard Jumper wire kit x 74 TRIPLE -INPUT AND x 7404 HEX INVERTERS x 7447 BCD-TO-SEVEN SEGMENT DECODERS/DRIVERS x Common Anode (CA) Seven-Segment LED Display (MAN7A) 4x Toggle Switches 7x Carbon-film Resistors (470Ω) 4x LEDs 8.4 Procedure : Step :. Construct the logic circuit of -to-4 Decoder that shown in Figure 8... Try all input combinations and fill in the following truth table : Step : E x y D 0 D D D 0 X X 0 0 0 0. Construct the circuit of BCD to 7-segment LED display.. Verify the function of the circuit by applying different BCD numbers and monitoring the corresponding decimal digits on the 7-segment LED display,. Complete the following table by filling in the segments.

A A A A 0 Fill in Seg's A A A A 0 Fill in Seg's 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Questions :. Design a -to-8 decoder with active low enable input E. When E is low, the decoder will function normally, when E is high, all outputs should be high regardless of the inputs.. Derive the simplified Boolean expressions for the seven outputs (a,b,c,d,e,f & g) of the 7447 decoder. ( Remember, the selected outputs are LOW signals in this decoder ). Implement the following Boolean functions using a decoder and external gates: F (A,B,C) = F (A,B,C) = A'B'C' + AB'C ABC + ABC' + AB' 4. Give summary of the points you have learned from the experiment. 4