Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics

Similar documents
Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

1. Convert the decimal number to binary, octal, and hexadecimal.

Microprocessor Design

EECS 270 Final Exam Spring 2012

Chapter 5 Synchronous Sequential Logic

Computer Architecture and Organization

Lecture 11: Synchronous Sequential Logic

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

ECE 301 Digital Electronics

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Chapter 3. Boolean Algebra and Digital Logic

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Combinational / Sequential Logic

Introduction to Digital Logic Missouri S&T University CPE 2210 Flip-Flops

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

In this chapter, you will...

Chapter. Synchronous Sequential Circuits

MODULE 3. Combinational & Sequential logic

EEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Digital Principles and Design

North Shore Community College

Principles of Computer Architecture. Appendix A: Digital Logic

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

St. MARTIN S ENGINEERING COLLEGE

Sequential Design Basics

Digital Circuits. Electrical & Computer Engineering Department (ECED) Course Notes ECED2200. ECED2200 Digital Circuits Notes 2012 Dalhousie University

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

Chapter 5: Synchronous Sequential Logic

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

EE292: Fundamentals of ECE

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013

Chapter 4. Logic Design

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

CPS311 Lecture: Sequential Circuits

Where Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Synchronous Sequential Logic. Chapter 5

DIGITAL ELECTRONICS MCQs

VU Mobile Powered by S NO Group

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

CS8803: Advanced Digital Design for Embedded Hardware

Using minterms, m-notation / decimal notation Sum = Cout = Using maxterms, M-notation Sum = Cout =

COE328 Course Outline. Fall 2007

Chapter 5 Sequential Circuits

CS 151 Final. Instructions: Student ID. (Last Name) (First Name) Signature

Software Engineering 2DA4. Slides 3: Optimized Implementation of Logic Functions

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited

Final Exam review: chapter 4 and 5. Supplement 3 and 4

ELE2120 Digital Circuits and Systems. Tutorial Note 7

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

Chapter 5 Synchronous Sequential Logic

Combinational vs Sequential

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Introduction to Sequential Circuits

Sequential Logic Circuits

Contents Circuits... 1

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

Lecture 8: Sequential Logic

Part II. Chapter2: Synchronous Sequential Logic

UNIVERSITI TEKNOLOGI MALAYSIA

SEMESTER ONE EXAMINATIONS 2002

CHAPTER 4: Logic Circuits

Unit 11. Latches and Flip-Flops

ELCT201: DIGITAL LOGIC DESIGN

COMP12111: Fundamentals of Computer Engineering

Logic Design. Flip Flops, Registers and Counters

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

Logic. Andrew Mark Allen March 4, 2012


TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Advanced Digital Logic Design EECS 303

REPEAT EXAMINATIONS 2002

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Laboratory Objectives and outcomes for Digital Design Lab

ECE 341. Lecture # 2

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

Synchronous Sequential Logic

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

PLTW Engineering Digital Electronics Course Outline

2 Sequential Circuits

1.b. Realize a 5-input NOR function using 2-input NOR gates only.

Digital Electronics Course Outline

Transcription:

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and Technology cetinkayae@mst.edu http://web.mst.edu/~cetinkayae/teaching/cpe2210fall2016 31 October 2016 rev. 16.0 2014 2016 Egemen K. Çetinkaya

Exam2 Logistics Overview Exam will be held on 2 November 2016 It will be in room ECE102 You are responsible from all material covered chapter readings from book lecture notes in-class discussions Cheating is prohibited! read course policies as a reminder Closed notes, books, no calculator Bring pencil and eraser 2

Exam2 Logistics Style Exam duration will be 50 minutes Exam will include different types of questions short answer long answer Students are responsible all material covered emphasis will be on topics after exam 1 3

Exam1 Topics 4

Applications and History Binary logic is the basis for digital systems Early history goes to 1850s not much done till 1938 significant progress after World War II with invention of transistor last decade is head-spinning There are many application areas of digital systems very pervasive in our lives Analog signals are continuous signals Digital signals are discrete signals 5

Signals can be: analog: continuous digital: discrete Important terminology: bit, byte, nibble, LSB, MSB Number Systems Important number systems: decimal, binary, hex, octal Conversions will be needed throughout your careers: know 2 0-2 10 by heart 6

Electric Circuits There are two types of digital circuits combinatorial circuits: no memory sequential circuits: memory Ohm s law: V=IR Switches are basic components of digital circuits Switches have two states: on and off Transistors are basic electric circuit component CMOS have NMOS and PMOS transistors together NMOS transistors conduct when gate is on PMOS transistors conduct when gate is off 7

Basic Logic Gates Logic gates building blocks of complex logic circuits Gate functions can be represented via: symbols truth tables equations timing diagrams transistor circuits Important three basic gates are: AND OR NOT 8

Boolean Algebra Understand the important Boolean algebra properties commutativity distributivity associativity identity complementery null elements idempotent law involution law DeMorgan s law absorption law 9

Boolean Representations Three Boolean representations: circuits equations truth tables Important terminology variables/literals product term/sum term/sum-of-products/product-of-sums normal term/minterm/maxterm canonical sum (sum-of-minterms) canonical product (product-of-maxterms) 10

Combinatorial Logic Circuit Design and Analysis Combinatorial logic circuit analysis truth table might be hard to construct for many inputs equations can be simplified via Boolean algebra circuits Combinatorial logic circuit design/synthesis capture behavior create equations simplify implement as a gate-based circuit 11

Logic Gates: NAND, NOR, XOR, XNOR Basic gates are: AND OR NOT More gates: NAND NOR XOR XNOR Universal gates: NAND & NOR 12

Real gates have delay Wires also have delay Practical Considerations Designer must consider critical path delay Attention to active-lows are required Simulations help analyze digital logic 13

Karnaugh Maps Karnaugh maps used to simplify truth tables Group together adjacent cells containing ones 1s grouping is done for a group of: 2 0, 2 1, 2 2 1s Every one must be in at least one group Each group should be as large as possible Fewest number of groups possible Overlapping of 1s is allowed Zeros are not allowed Diagonal groupings are not allowed For DC conditions; assign a 0 or a 1 and then simplify 14

Exam2 Topics 15

Latches There are two types of digital circuits combinatorial circuits: no memory sequential circuits: memory Sequential circuit elements: latches, flip-flops, etc. Latches store a bit Latch types: basic SR latch level-sensitive SR latch level-sensitive D latch SR 11 is an issue for latches 16

Flip-flops store one bit Flip-Flops Latches are level-sensitive Flip-flops are edge-triggered Signal travels one cycle per flip-flop D-flip-flops are most commonly used Flip-flop types: SR, JK, D, T Two types of flip-flops: edge-triggered: active edge of the clock impacts the state master-slave: with two gated latches 17

Finite State Machines FSM is a mathematical formalism method FSMs are useful in designing sequential logic circuits Representations: state diagrams state transition tables timing diagrams Attention to non-exclusive and incomplete transitions! Types: Mealy machines & Moore machines 18

Controllers Controllers are sequential logic that implements FSM Mathematical formalism that help digital design: FSM for sequential logic circuits Boolean algebra for combinatorial logic circuits Controller design steps: capture the FSM setup architecture encode states create the truth table implement the combinatorial circuit Reverse engineering is converting circuit to FSM There are practical aspects: delay, initial states 19

State reduction: Sequential Logic Optimizations Egemen K. Çetinkaya reduces number of states without changing the behavior fewer states potentially reduces: register and circuit reducing states does not guarantee reduction in reg. & circt. State encoding: assignment of unique bits to each state may or may not reduce size of circuit and/or state register Moore: Outputs are determined by the current state Mealy: Outputs are determined by: current state current input 20

Registers Registers store multiple bits a flip-flop stores only one bit Several types of registers exist serial/parallel I/O combinations directional (right or left)/bidirectional Important operations using registers: shift: right: divide operation left: multiply operation rotation does not drop LSB or MSB, substitutes 21

Questions? 22