Minnesota State College Southeast

Similar documents
R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

North Shore Community College

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

[2 credit course- 3 hours per week]

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

1. Convert the decimal number to binary, octal, and hexadecimal.

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

Chapter 2. Digital Circuits

Logic. Andrew Mark Allen March 4, 2012

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Date: Author: New: Revision: x SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO ELN TWO

SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

Subject : EE6301 DIGITAL LOGIC CIRCUITS

Combinational Logic Design

AM AM AM AM PM PM PM

PURBANCHAL UNIVERSITY

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Contents Circuits... 1

WINTER 15 EXAMINATION Model Answer

ME 515 Mechatronics. Introduction to Digital Electronics

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

TYPICAL QUESTIONS & ANSWERS

St. MARTIN S ENGINEERING COLLEGE

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

DIGITAL FUNDAMENTALS

Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd

Department of Computer Science and Engineering Question Bank- Even Semester:

Define the outline of formal procedures and compare different digital components like multiplexers, flip flops, decoders, adders.

AIM: To study and verify the truth table of logic gates

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

UNIVERSITI TEKNOLOGI MALAYSIA

HS Digital Electronics Pre-Engineering

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

S.K.P. Engineering College, Tiruvannamalai UNIT I

SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO LOGIC & SWITCHING CIRCUITS NON-SEMESTERED TECHNICIAN PROGRAM

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate


Dev Bhoomi Institute Of Technology PRACTICAL INSTRUCTION SHEET EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE:

Question Bank. Unit 1. Digital Principles, Digital Logic

Digital Electronic Circuits and Systems

Laboratory Objectives and outcomes for Digital Design Lab

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

EE292: Fundamentals of ECE

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

Digital Electronics Course Outline

THE KENYA POLYTECHNIC

CprE 281: Digital Logic

MODULE 3. Combinational & Sequential logic

SEMESTER ONE EXAMINATIONS 2002

Microprocessor Design

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Registers and Counters

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

REPEAT EXAMINATIONS 2002

COE328 Course Outline. Fall 2007

Chapter 3. Boolean Algebra and Digital Logic

Digital Principles and Design

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

Registers and Counters

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Digital Circuits I and II Nov. 17, 1999

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

DIGITAL CIRCUIT COMBINATORIAL LOGIC

A Matlab-Based Teaching Tool for Digital Logic

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

PLTW Engineering Digital Electronics Course Outline

ELEN Electronique numérique

Computer Architecture and Organization


7454 4x2 AND/NOR x4 AND/NOR x2 Ex-NOR/Ex-OR x NAND 2x INVERTER X8 OR/NOR 14. EXPANDER x4 AND EXPANDER 14

Chapter 9 MSI Logic Circuits

1.b. Realize a 5-input NOR function using 2-input NOR gates only.

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

Lesson No Lesson No

Lecture 12. Amirali Baniasadi

Encoders and Decoders: Details and Design Issues

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

Transcription:

ELEC 2211: Digital Electronics II A. COURSE DESCRIPTION Credits: 4 Lecture Hours/Week: 2 Lab Hours/Week: 4 OJT Hours/Week: *.* Prerequisites: None Corequisites: None MnTC Goals: None Minnesota State College Southeast Digital electronics are so widely used that it is almost impossible to think of electronic equipment without them. Digital circuits have greatly improved electronic methods and have given practical electronic equipment amazing capabililty. In this course you will learn what digital electronics is, how they are used to reduce board area, improve reliability and increase performance. (Prerequisite: ELEC1212) (4 credits: 2 lecture/2 lab) B. COURSE EFFECTIVE DATES: 02/11/2004 - Present C. OUTLINE OF MAJOR CONTENT AREAS Version 3.1.4 Page 1 of 5

D. LEARNING OUTCOMES (General) Version 3.1.4 Page 2 of 5

1. Discuss the benefits of digital techniques 2. Verify OR gate operation 3. Verify NOT gate operation 4. Distinguish between digital and linear circuits 5. Verify AND gate operation 6. Verify NOR gate operation 7. Verify NAND gate operation 8. Verify XOR gate operation 9. Verify XNOR gate operation 10. Determine binary state 11. Interpret data sheets 12. Locate specifications on a data sheet 13. Convert decimal, binary and hexadecimal number systems 14. Add binary numbers 15. Verify universal gate operation 16. Formulate using 2's complement 17. Learn number conversions 18. Convert between numbering systems 19. Compare categories of computers 20. Identify the NOT gate, its symbol, function, truth table and Boolean expression 21. Describe numbering systems 22. Identify the OR gate, its symbol, function, truth table and Boolean expression 23. Investigate the equivalence of Boolean expressions 24. Identify the AND gate, its symbol, function, truth table and Boolean expression 25. Verify the laws and theorems of Boolean algebra by measurement 26. Identify the NOR gate, its symbol, function, truth table and Boolean expression 27. Identify the NAND gate, its symbol, function, truth table and Boolean expression 28. Identify the XOR gate, its symbol, function, truth table and Boolean expression 29. Identify the XNOR gate, its symbol, function, truth table and Boolean expression 30. Analyze positive and negative logic 31. Determine the effect of an open input 32. Draw a network of logic symbols for an expression 33. Convert numbering systems 34. Verify multiplexer operations 35. Manipulate Karnaugh maps 36. Verify Boolean function generator operation 37. Simplify a Boolean expression 38. Verify 1-of-4 decoder operation 39. Design logic circuits 40. Verify BCD decoder operation 41. Verify LED display characteristics 42. Verify seven-segment driver operation 43. Verify 8-input encoder operation 44. Verify decimal encoder operation Version 3.1.4 Page 3 of 5

45. Verify priority 46. Define instruction word formats 47. Verify program operation 48. Verify half-adder operation 49. Interpret parameters of logic circuits 50. Compare bipolar logic families 51. Verify full-adder operation 52. Verify arithmetic logic unit operation 53. Compare TTL logic devices 54. Discuss proper interfacing techniques 55. Classify three-state devices 56. Identify advantages and disadvantages of CMOS devices 57. Analyze interfacing techniques 58. Analyze Boolean algebra 59. Analyze multiplexers 60. Analyze decoders 61. Verify TTL switching points 62. Demonstrate ESD handling precautions 63. Verify TTL fanout 64. Analyze encoders 65. Verify TTL to CMOS interface circuits 66. Analyze demultiplexers 67. Verify CMOS fanout 68. Analyze parity checkers 69. Measure control signals 70. Validate ASCII code 71. Analyze RS type flip-flops 72. Verify RS flip-flop operation 73. Verify JK flip-flop operation 74. Analyze D type flip-flops 75. Analyze JK type flip-flops 76. Verify down counter operation 77. Analyze asynchronous counters 78. Analyze synchronous counters 79. Determine the modulus of a counter 80. Identify the 4 types of shift registers 81. Verify up counter operation 82. Construct shift register E. Minnesota Transfer Curriculum Goal Area(s) and Competencies None F. LEARNER OUTCOMES ASSESSMENT As noted on course syllabus Version 3.1.4 Page 4 of 5

G. SPECIAL INFORMATION None noted Version 3.1.4 Page 5 of 5