G. D. Bishop, Electronics II. G. D. Bishop, Electronics III. John G. Ellis, and Norman J. Riches, Safety and Laboratory Practice

Similar documents
Digital Electronic Circuits and Systems

An Introduction to Digital Logic

Television Principles and Practice

Digital Principles and Design

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

[2 credit course- 3 hours per week]

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

TYPICAL QUESTIONS & ANSWERS

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

TESTING METHODS AND RELIABILITY -POWER

'if it was so, it might be; and if it were so, it would be: but as it isn't, it ain't. That's logic'


DIGITAL FUNDAMENTALS

LORDS INSTITUTE OF ENGINEERING & TECHNOLOGY

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013

EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

Microprocessor Design

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

DIGITAL FUNDAMENTALS AND APPLICATIONS

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Subject : EE6301 DIGITAL LOGIC CIRCUITS

Digital Electronics Through Worked Examples

MACMILLAN DICTIONARY OF BUILDING

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

WINTER 15 EXAMINATION Model Answer

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

Contents Circuits... 1

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

North Shore Community College

Music Electronics Finally DeMorgan's Theorem establishes two very important simplifications 3 : Multiplexers

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Minnesota State College Southeast

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Explosive growth over years - now dominates applications, still growing

Helping Material of CS302

CS302 Glossary. address : The location of a given storage cell or group of cells in a memory; a unique memory location containing one byte.

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Logic Design. Flip Flops, Registers and Counters

Principles of Computer Architecture. Appendix A: Digital Logic

COE328 Course Outline. Fall 2007

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

ELEN Electronique numérique

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Computer Architecture and Organization

Chapter 4. Logic Design

WELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau,

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

PURBANCHAL UNIVERSITY

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

(Refer Slide Time: 2:03)

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

S.K.P. Engineering College, Tiruvannamalai UNIT I

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Digital Circuits. Innovation Fellows Program

Also by Ben Fine. Marx's Capital

AM AM AM AM PM PM PM

Lecture 12. Amirali Baniasadi

Prepared By Verified By Approved By Mr M.Kumar Mrs R.Punithavathi Dr. V.Parthasarathy Asst. Professor / IT HOD / IT Principal

Engineering College. Electrical Engineering Department. Digital Electronics Lab

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

Digital Circuits. Electrical & Computer Engineering Department (ECED) Course Notes ECED2200. ECED2200 Digital Circuits Notes 2012 Dalhousie University

Department of Computer Science and Engineering Question Bank- Even Semester:

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Digital Electronics Course Outline

TWO MARK QUESTIONS EE6301 DIGITAL LOGIC CIRCUITS

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

WINTER 14 EXAMINATION

Registers and Counters

Digital Circuits Part 1 Logic Gates

RESTORATION AND 18th-CENTURY PROSE AND POETRY


Laboratory Objectives and outcomes for Digital Design Lab

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

SIGNETICS INTEGRATED CIRCUITS Low Power Schottky TTL 54LS00-74LS00 Series. Supply Current/typmA Delay/typns Quad 2-Input NAND Gate 54LS00/C,D

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

NEW STUDIES IN SOCIOLOGY

PLTW Engineering Digital Electronics Course Outline

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

COMP2611: Computer Organization. Introduction to Digital Logic

CS302 - Digital Logic Design FAQs By

Date: Author: New: Revision: x SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO ELN TWO

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

Computer Systems Architecture

IC TECHNOLOGY Lecture 2.

THE KENYA POLYTECHNIC

Introduction. Serial In - Serial Out Shift Registers (SISO)

MODULE 3. Combinational & Sequential logic

Registers and Counters

1. Convert the decimal number to binary, octal, and hexadecimal.

EE292: Fundamentals of ECE

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

Transcription:

DIGITAL TECHNIQUES

Macmillan Technician Series P. Astley, Engineering Drawing and Design II P. J. Avard and J. Cross, Workshop Processes and Materials I G. D. Bishop, Electronics II G. D. Bishop, Electronics III J. C. Cluley, Electrical Drawing I J. Elliott, Building Science and Materials John G. Ellis, and Norman J. Riches, Safety and Laboratory Practice D. E. Hewitt, Engineering Science II P. R. Lancaster and D. Mitchell, Mechanical Science III R. Lewis, Physical Science I Noel M. Morris, Digital Techniques Noel M. Morris, Electrical Principles II Noel M. Morris, Electrical Principles III Owen Perry and Joyce Perry, Mathematics I

DIGITAL TECHNIQUES Noel M. Morris Principal Lecturer, North Staffordshire Polytechnic M

ISBN 978-1-349-04626-3 ISBN 978-1-349-04624-9 (ebook) DOI 10.1007/978-1-349-04624-9 Noel M. Morris 1979 Reprint of the original edition 1979 All rights reserved. No part of this publication may be reproduced or transmitted, in any form or by any means, without permission. First published 1979 by THE MACMILLAN PRESS LTD London and Basingstoke Associated companies in Delhi Dublin Hong Kong Johannesburg Lagos Melbourne New York Singapore and Tokyo Typeset in 10/12 Times This book is sold subject to the standard conditions of the Net Book Agreement. The paperback edition of this book is sold subject to the condition that it shall not, by way of trade or otherwise, be lent, resold, hired out, or otherwise circulated without the publisher's prior consent in any form of binding or cover other than that in which it is published and without a similar condition including this condition being imposed on the subsequent purchaser.

4.4 The Schottky Barrier Diode 18 4.5 The Bipolar Junction Transistor (BJT) 18 Contents 4.6 Insulated-gate Field-effect Transistors 20 Problems 21 5. Semiconductor Logic Circuits and Preface ix Integrated Circuits 22 l. The Basis of Logic Systems 5.1 Diode-resistor Logic (DRL) 22 5.2 Limitations of DRL Gates 23 l.l Gates 1 5.3 Current-sourcing and Current-sinking Logic 1.2 Logic Signal Levels 1 Gates 23 Problems 2 5.4 Fan-in and Fan-out of Logic Gates 24 5.5 A Resistor-Transistor Logic (RTL) NOT Gate 26 2. Basic Logic Functions 3 5.6 Thermal Considerations 27 2.1 The AND Function 3 2.2 The OR Function 4 2.3 The NOT Function 5 2.4 Complete Coin Circuit of the Vending Machine 6 2.5 Negated Inputs 7 2.6 The Effect of Positive and Negative Logic Levels 7 Problems 8 3. NAND and NOR Networks 9 5.7 Noise Immunity 27 5.8 Connections of Unused Input Lines 27 5.9 Time Delays in a Bipolar Transistor Switch 28 5.10 Methods of Improving the Switching Speed 29 5.11 Active Collector Loads 30 5.12 The Wired-OR Function 30 5.13 Diode-transistor Logic (DTL) 32 5.14 Transistor-transistor Logic (TTL) 33 5.15 Emitter-coupled Logic (ECL) 36 5.16 MOS Logic Circuits 37 5.17 CMOS Transmission Gates (Bilateral 3.1 The NAND Function 9 Switches) and Three-state Logic 38 3.2 The NOR Function 10 5.18 Integrated Injection Logic (FL) 39 3.3 Why Use NAND and NOR Gates? 10 5.19 Monolithic Integrated Circuit Construction 39 3.4 The Effect of Positive and Negative Logic 5.20 LSI, MSI and SSI 40 Conventions on NAND and NOR Gates 10 5.21 I C Packaging 41 3.5 NAND Networks 11 Problems 42 3.6 NOR Networks 13 Problems 14 6. The Algebra of Logic 43 4. Semiconductor Devices 15 6.1 The Laws of Logic 43 6.2 Logic Theorems 44 4.1 Semiconductor Materials 15 6.3 Applications of the Laws and Theorems of 4.2 Semiconductor Junction Diodes 16 Logic 44 4.3 Charge Carrier Storage in Diodes 17 Problems 47

Vi CONTENTS 7. Logic System Design 48 9.8 Binary Division 77 7.1 Combinational Logic and Sequential Logic Networks 48 7.2 The Design of Logic Networks From Truth Tables 48 7.3 Replacing AND-OR Networks by NAND 9.9 Binary-decimal Codes 77 9.10 Error Detection 79 Problems 80 10. Counter and Shift Register Circuits 82 Networks 50 10.1 A Pure Binary Asynchronous Counter 82 7.4 Replacing OR-AND Networks with NOR 10.2 A Bidirectional Pure Binary Asynchronous Networks 51 Counter 83 7.5 Wired-OR Networks 51 10.3 An 8421 BCD Asynchronous Counter 84 7.6 The Exclusive-OR Function 52 10.4 A Reason for Synchronous Counters 85 7.7 Karnaugh Maps 53 10.5 A Synchronous Pure Binary Counter 85 7.8 Logic Circuit Design Using Data Selector 10.6 A Reversible Synchronous Pure Binary Logic (multiplexer logic) 58 Counter 86 Problems 61 10.7 A Synchronous 8421 BCD Counter 86 10.8 Shift Registers and Ring Counters 87 8. Flip-Flops 63 10.9 A Serial-input, Serial-output Shift Register 87 I 0.10 Dynamic Shift Registers 88 8.1 Static and Dynamic Memories 63 10.11 Ring Counters 89 8.2 The S-R Flip-flop 63 10.12 Chain Code Generators 91 8.3 The Gated S-R Flip-flop 64 I 0.13 A Serial Binary Adder 92 8.4 Contact Bounce Eliminators 65 I 0.14 A Serial Binary Subtractor 92 8.5 Master-Slave Flip-flops 65 Problems 92 8.6 The Master-Slave J-K Flip-flop 66 8.7 The Trigger (T) Flip-flop 67 11. Storage Devices and Systems 94 8.8 The D Master-Slave Flip-flop 68 8.9 Edge-triggered Flip-flops 68 11.1 Types of Memory 94 8.10 Dynamic Memories 69 11.2 Static RAMs 95 Problems 69 11.3 Dynamic RAMs 96 9. Binary Codes and Arithmetic Processes 71 11.4 Content Addressable Memories (CAMs) 96 ll.s Read only Memories (ROMs) 97 11.6 Programmable Logic Arrays (PLAs) 98 9.1 The Binary System 71 11.7 Storage of Data on Magnetic Medium 98 9.2 Fractional Numbers 72 11.8 Ferrite Core Storage 98 9.3 Binary Addition 72 11.9 Reading From and Writing Into a Ferrite Core 99 9.4 Addition Networks 73 11.10 Addressing a Location in a Core Store 100 9.5 Binary Subtraction 75 11.11 Magnetic Surface Recording 101 9.6 Negative Numbers 75 11.12 Methods of Recording Data on a Magnetic 9.7 Multiplication 77 Surface 101

CONTENTS VII 11.13 Magnetic Bubble Device (MBD) Memories 102 11.14 Charge-coupled Device (CCD) Memories 103 Problems 104 Solutions to Selected Problems I 05

Preface The explosive growth of digital electronics has affected the life of almost everyone. This book provides coverage of aspects of digital technology ranging from basic gates to the design of digital systems. Digital technology is wide-ranging and this fact is reflected in TEC Certificate and Diploma courses as well as in TEC Higher Certificate and Diploma courses. The aim of the book is to provide a sound introduction to Digital Techniques associated with these courses. Students attending other courses which include digital technology will also benefit from reading the book. The eleven chapters provide a solid introduction to digital technology beginning with chapters on basic logic functions and gates, leading to the types of semiconductors used and to integrated circuit technology. A wide range of logic families are described including DTL, TTL, ECL, MOS and FL. There follows two chapters devoted to Boolean algebra and to the use of Karnaugh maps, which form the basis of many design studies. Binary arithmetic methods are introduced in chapter 9, together with binary codes and error detection. The ubiquitous pocket calculator and the microprocessor could not operate without counters, shift registers and storage systems and these are introduced in chapters 10 and 11. Included in th~ final chapter are semiconductor storage devices including RAMs and ROMs together with ferrite ring core stores, magnetic bubble devices and charge coupled devices. I would like to acknowledge the assistance, tolerant understanding and encouragement of my wife during the preparation of this book. NOEL M. MORRIS