Hardware Verification after Installation. D0 Run IIB L1Cal Technical Readiness Review. Presented by Dan Edmunds August 2005

Similar documents
ADF-2 Production Readiness Review

Online Monitoring of L1CT in Run IIa. bonus: experience from Run I

BLS Cable Transition system

BEMC electronics operation

Lab 1 Introduction to the Software Development Environment and Signal Sampling

CMS Tracker Synchronization

Paul Dauncey For the CALICE-UK electronics group. A. Baird, D. Bowerman, P. Dauncey, R. Halsall, M. Postranecky, M.Warren, O.

Update on DAQ for 12 GeV Hall C

Beam test of the QMB6 calibration board and HBU0 prototype

Session 1 Introduction to Data Acquisition and Real-Time Control

Update on DAQ for 12 GeV Hall C. Brad Sawatzky

RoHS. Atma-Sphere Music Preamplifier. model P-2 OWNER'S MANUAL. Please study this document carefully before using equipment

LabView Exercises: Part II

1 Digital BPM Systems for Hadron Accelerators

Spectrum Analyser Basics

THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE

Trigger Report. Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004

Prospect and Plan for IRS3B Readout

Meeting Embedded Design Challenges with Mixed Signal Oscilloscopes

Low Level RF for PIP-II. Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017

Avoiding False Pass or False Fail

Front End Electronics

Feedback: Part A - Basics

Getting Started with the LabVIEW Sound and Vibration Toolkit

BER MEASUREMENT IN THE NOISY CHANNEL

Pole Zero Correction using OBSPY and PSN Data

Commissioning and Initial Performance of the Belle II itop PID Subdetector

Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series

North Damping Ring RF

bel canto SEP2 Single Ended Triode Tube Preamplifier User's Guide and Operating Information

Topic: Instructional David G. Thomas December 23, 2015

All-Tube SRPP on Steroids. Only $ February Support the Tube CAD Journal. get an extremely powerful tubeamplifier

DESIGN PHILOSOPHY We had a Dream...

Manual Supplement. This supplement contains information necessary to ensure the accuracy of the above manual.

Oscilloscope Guide Tektronix TDS3034B & TDS3052B

Digital Circuits I and II Nov. 17, 1999

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

Front End Electronics

Zero Crossover Dynamic Power Synchronization Technology Overview

Lecture 3, Opamps. Operational amplifiers, high-gain, high-speed

Electrical and Electronic Laboratory Faculty of Engineering Chulalongkorn University. Cathode-Ray Oscilloscope (CRO)

A Transaction-Oriented UVM-based Library for Verification of Analog Behavior

Beginners How to Test DSO138mini

MTL Software. Overview

ECE 402L APPLICATIONS OF ANALOG INTEGRATED CIRCUITS SPRING No labs meet this week. Course introduction & lab safety

COMPOSITE VIDEO LUMINANCE METER MODEL VLM-40 LUMINANCE MODEL VLM-40 NTSC TECHNICAL INSTRUCTION MANUAL

DMC550 Technical Reference

J R Sky, Inc. tel: fax:

Monolithic Thin Pixel Upgrade Testing Update. Gary S. Varner, Marlon Barbero and Fang Fang UH Belle Meeting, April 16 th 2004

Analog Discovery Scope and Waveform Generator Edited 11/15/2016 by Eric Scotti & DGH

Agilent MOI for HDMI 1.4b Cable Assembly Test Revision Jul 2012

Results on 0.7% X0 thick Pixel Modules for the ATLAS Detector.

Automated Local Loop Test System

LabView Exercises: Part III

NI-DAQmx Device Considerations

Major Differences Between the DT9847 Series Modules

The Measurement Tools and What They Do

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL*

Clarity Advanced Solutions6A

AI-1204Z-PCI. Features. 10MSPS, 12-bit Analog Input Board for PCI AI-1204Z-PCI 1. Ver.1.04

Level 1 Calorimeter Trigger:

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Keysight Technologies High Power Ampliier Measurements Using Nonlinear Vector Network Analyzer. Application Note

Solutions to Embedded System Design Challenges Part II

University of Utah Electrical & Computer Engineering Department ECE1050/1060 Oscilloscope

Low Noise Solid State Phono Preamplifier User's Guide and Operating Information

System Quality Indicators

First LHC Beams in ATLAS. Peter Krieger University of Toronto On behalf of the ATLAS Collaboration

COHERENCE ONE PREAMPLIFIER

Highly Accelerated Stress Screening of the Atlas Liquid Argon Calorimeter Front End Boards

High Speed Data Acquisition Cards

The CLEO-III Trigger: Analog and Digital Calorimetry

Integration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum

CSC Data Rates, Formats and Calibration Methods

COMMISSIONING OF THE ALBA FAST ORBIT FEEDBACK SYSTEM

Beam Test Results and ORCA validation for CMS EMU CSC front-end electronics N. Terentiev

ExtIO Plugin User Guide

456 SOLID STATE ANALOGUE TAPE + A80 RECORDER MODELS

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

Digital Signal Processing Laboratory 7: IIR Notch Filters Using the TMS320C6711

Field Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department. Darius Gray

Tutorial Session 8:00 am Feb. 2, Robert Schaefer, Agilent Technologies Feb. 2, 2009

SPATIAL LIGHT MODULATORS

THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS

bug, although this was still not quite clear. The problem seems to occur when there is an interrupt during a read cycle. Changing interrupt vectors an

INTRODUCTION This procedure should only be performed if the instrument fails to meet the Performance Check tests for Output Zero or Offset Accuracy

The Cathode Ray Tube

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

PRELIMINARY INFORMATION. Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment

W0EB/W2CTX DSP Audio Filter Operating Manual V1.12

Users Manual FWI HiDef Sync Stripper

SRV02-Series. Ball & Beam. User Manual

ISOMET. Compensation look-up-table (LUT) and Scan Uniformity

CATHODE RAY OSCILLOSCOPE. Basic block diagrams Principle of operation Measurement of voltage, current and frequency

Beam Position Monitor Developments at PSI

843-R 843-R LASER POWER METER USER MANUAL. NEWPORT CORPORATION

Transcription:

Hardware Verification after Installation D0 Run IIB L1Cal Technical Readiness Review Presented by Dan Edmunds 26-27 August 2005 The purpose of this talk is to describe to the committee how various aspects of the new L1 Calorimeter Trigger System can be tested after this system is installed in the Moving Counting House. The verification tests that are described in this talk are the following: BLS to ADF Cable Transition System ADF to TAB Cabling Trigger Term Generation from Analog BLS Signals Timing, Pedestals and Calibration of the ADF Cards 1

Verification of the BLS to ADF Cable Transition System The BLS to ADF Cable Transition System receives the BLS signals from the existing long BLS cables which come from the platform. The BLS signals are received on the Patch Panel cards where they are transfered in groups of 8 Trigger Towers (TTs) to the Pleated Foil Cables. From the Pleated Foil Cables the BLS signals flow to the ADF Transition Cards (ATCs). From the ATC cards these signals flow through the P2 section of the ADF Crate backplane and into the ADF cards. All components in this transition system are passive and provide the correct impedance matching and low noise analog signal environment. Testing of this system during and after installation consists of the following 4 steps. The ADF cards by themselves provide a first order test of the operation of their analog input section. This test covers all components of the ADF analog section except for the input coupling capacitors and termination resistors. In the next step the Test Waveform Generator (TWG) is used to send signals the whole way through the BLS to ADF Cable Transition System and into the ADF cards. The TWG test signals are plugged into a 4x4 array of TTs at a time, i.e. a Patch Panel s worth at a time.. Once plugged in it takes about 10 minutes for the automated test to run. This exhaustive test checks the following characteristics of the BLS test signal after it has passed through the BLS to ADF Cable Transition System: Cabling Errors Signal Amplitude Frequency Response Noise Level Signal Distortion Crosstalk By plugging the TWG into all 80 of the Patch Panels the full signal path through the BLS to ADF Cable Transition System is tested for all 1280 Trigger Towers. In addition this test also verifies the correct operation of the analog section of all ADF cards. The next step of this testing is to observe signals from the long BLS cables after they flow through the BLS to ADF Cable Transition System and into the ADF cards. During the shutdown this is accomplished using the Precision Calorimeter Pulser System. The BLS signals from the Precision Calorimeter Pulser look somewhat different than the BLS signals from real Tevatron energy deposits. Because of this a little extra work is required to know that a given BLS signal from the Precision Calorimeter Pulser looks OK. For example, BLS signals from all the TTs in a ring at constant eta should look the same (although you may not be able to calculate before hand exactly what their amplitude should be). 2

Once there is beam after the shutdown, the final step it to compare the Et values readout by the new Cal Trigger with the Precision Calorimeter Readout. This is done using the (expert mode) Examine program. The output from this work provides both the final confirmation of the BLS to ADF Cable Transition System and is the information that is used to tune the energy calibration of the new trigger system. 3

Verification of the ADF to TAB Cabling Verification of the ADF to TAB Cabling is facilitated by being able to control what data comes out of the ADF cards and being able to see what data comes into the TAB cards. An easy way to think of this test is to imagine telling 79 of the 80 ADF cards to put out all zeros and telling the one remaining ADF card to put out some obvious pattern. You then read registers in all 8 TAB cards to verify that the correct locations are receiving the non zero data pattern. This test can be run by the Trigger Control Computer (TCC) and loop over all the ADF cards. By itself this test quickly confirms that all 240 of the ADF to TAB cables are plugged in correctly. Extensions of this testing technique can check to verify that data is received in the TAB cards aligned on the correct tick. 4

Verification of Trigger Term Generation from BLS Signals Testing to verify that the new trigger system can go the whole way from analog BLS signals to generation of the correct Trigger Terms (And-Or Terms) is done in two distinct steps: The accurate digitization of the BLS signals is verified using the steps described above in the section about the BLS to ADF Cable Transition System. Digital data, simulating the output of the ADCs on the ADF card can then be used to test everything downstream of these ADCs. These tests can verify the operation of the ADF card Filtering, the generation of Trigger Terms by trigger algorithms running on the TAB and GAB cards, and delivery of these Trigger Terms to the D-Zero Trigger Framework. The digital data to simulate the ADC output is loaded into the ADF cards on a per accelerator turn basis. This repeating pattern of test data provides a convenient way to test the system without the need for a system wide isochronous test now signals. It is easy to picture how this test can work. For example, if you want to verify the operation of the electron algorithm you can load ADC simulation data that should just barely meet or just barely fail the Et and isolation cuts that the electron algorithm has been programmed with. You can then verify that, as seen in the Trigger Framework (TFW), the And-Or Term from this instance of the electron algorithm is either asserted or not asserted as is appropriate for the current simulation data. In the case that this Term should be asserted you can verify in the TFW that it is asserted for triggering on the correct beam crossing and that it is asserted just once each turn (or whatever is appropriate to match the current simulation data). Given the inner loop of this test procedure as described above, it is easy to loop over a full set of test conditions that moves the simulated energy deposit around in eta,phi space (for example moving the energy deposit across cards in the trigger system). The correct operation for all 36 beam crossings can also be checked with additional simulation data. Simulation data can be made that just meets or just fails the trigger algorithm cuts in various ways (e.g. meet or fail the Et cut, meet or fail an isolation cut, meet or fail a shape cut). 5

Timing, Pedestals and Calibration of the ADF Cards Proper operation of the ADF cards requires that they be correctly timed with the analog BLS signals and that they have uniform pedestals and the correct Et calibration. Much of the work to establishing these operating conditions can be done before this fall s installation shutdown is over. The ADCs on the ADF cards sample the BLS signals several times during the BLS signal bump caused by an energy deposition from a given beam crossing. Because of this the precise time when a given ADC sample is taken wrt the BLS signal is not important. What is important is understanding the latency in the arrival at the trigger system of the BLS signal bump from a given beam crossing. The arrival times at the Cal Trigger of the BLS signals from different eta,phi locations in the Calorimeter are spread over a range of about 100 nsec. On the ADF cards the digitized BLS signals are all made isochronous and associated with the Tick Number of the accelerator beam crossing that caused the energy deposit that these digital values represent. The timing information needed to setup all the ADF cards is derived from hundreds of measurements that were taken during the installation and operation of the old L1 Cal Trigger. After beam returns the correct adjustment to compensate for the spread in latencies of the individual BLS signals can be verified either with a scope or by purposefully setting the timing off by 30 or 60 nsec and seeing that the response of the new Cal Trigger has gone down wrt the Precision Calorimeter Readout. Unlike the Precision Calorimeter Readout system where pedestal values and calibration constants can be applied offline, the trigger system needs to take care of these tasks on the fly as the data from each beam crossing is being processed. The pedestal of each channel in the ADF cards is adjusted automatically by a utility on the TCC called, Find DAC. Because part of the pedestal that is seen by the trigger system is due to synchronous noise on the BLS signals, the Find DAC utility must be run when the Calorimeter PreAmp and BLS systems are powered up and running normally. All ADF channels are adjusted by Find DAC for a uniform non-zero response when there is zero energy in the Calorimeter. The non-zero ADC response to zero energy is necessary to see negative noise. Because the ADCs on the ADF card are only 10 bit it is straight forward to design the analog circuits so that they have zero expected drift. The difference between various runs of Find DAC can be compared to verify that none of the channels have drifting pedestals. The initial Et calibration of the new Cal Trigger can be carried over from the old system. The Et output from all channels on all ADF cards is defined to be 0.25 GeV of Et per LSBit. The data that controls the calibration of a given channel is held 6

in that channel s energy to Et lookup memory. Simply put, knowing the calibration of the old Cal Trigger System means that one can work backwards through it and know how many Volts per GeV a given BLS signal is actually delivering to the old Cal Trigger System. One can then work forward through the new trigger system and calculate what data must be put into the Et lookup memory of a given channel in the new system so that it will put out 1 count per 0.25 GeV of Et. Using the calibration of the old Cal Trigger System in this way lets the new Cal Trigger System turn on with a reasonably good energy calibration. Once the new Cal Trigger System runs in beam the calibration can be checked by comparing the Et readout from the Cal Trigger with the Calorimeter Precision Readout as described above. Information from this comparison is used to adjust the data in the Et lookup memories so that the Et data from the ADF cards is set to 0.25 GeV Et per LSBit. 7