Digital Electronics Lab #4 February 12, 2008

Similar documents
Discussion of New Equipment

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

Mission. Lab Project B

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus. Part I

Registers and Counters

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

Reaction Game Kit MitchElectronics 2019

Computer Systems Architecture

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

Lesson 12. Advanced Digital Integrated Circuits Flip-Flops, Counters, Decoders, Displays

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

EE 210. LOGIC DESIGN LAB.

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

1. Convert the decimal number to binary, octal, and hexadecimal.

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Light Emitting Diodes and Digital Circuits I

Asynchronous (Ripple) Counters

Light Emitting Diodes and Digital Circuits I

Light Emitting Diodes and Digital Circuits I

Chapter 7 Counters and Registers

Other Flip-Flops. Lecture 27 1

MODULE 3. Combinational & Sequential logic

Experiment 8 Introduction to Latches and Flip-Flops and registers

Registers and Counters

Chapter 2. Digital Circuits

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Logic Design. Flip Flops, Registers and Counters

Lab #11: Register Files

Chapter 3: Sequential Logic Systems

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

Counters

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Decade Counters Mod-5 counter: Decade Counter:

Palestine Technical College. Engineering Professions Department. EEE Digital Logic Fundamentals. Experiment 2.

CHAPTER 6 COUNTERS & REGISTERS

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Experiment # 4 Counters and Logic Analyzer

Copyright 2011 by Enoch Hwang, Ph.D. and Global Specialties. All rights reserved. Printed in Taiwan.

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

Unit 11. Latches and Flip-Flops

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

Counter dan Register

Department of Electrical Engineering University of Hail Ha il - Saudi Arabia

Digital Electronics Final Project Ideas (2008)

Chapter 6 Registers and Counters

Physics 323. Experiment # 10 - Digital Circuits

Laboratory 8. Digital Circuits - Counter and LED Display

Introduction. Serial In - Serial Out Shift Registers (SISO)

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Combinational Logic Design

IT T35 Digital system desigm y - ii /s - iii

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

Note 5. Digital Electronic Devices

Analogue Versus Digital [5 M]

Module -5 Sequential Logic Design

CHAPTER 4: Logic Circuits

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Chapter 4. Logic Design

MC9211 Computer Organization

Engineering College. Electrical Engineering Department. Digital Electronics Lab

Data Sheet. Electronic displays

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

Logic. Andrew Mark Allen March 4, 2012

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

Spring 2011 Microprocessors B Course Project (30% of your course Grade)

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Physics 120 Lab 10 (2018): Flip-flops and Registers

Integrated Circuits 7

EXPERIMENT 13 ITERATIVE CIRCUITS

CSE 352 Laboratory Assignment 3

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Sequential Logic Design CS 64: Computer Organization and Design Logic Lecture #14

Electrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1

CSE 275 Digital Design Lab Lab 8 Serial Adder/Subtractor Penn State Erie, The Behrend College Fall Semester 2007 Number of Lab Periods: 2

LATCHES & FLIP-FLOP. Chapter 7

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Vignana Bharathi Institute of Technology UNIT 4 DLD

Registers and Counters

Digital Fundamentals: A Systems Approach

Lab #12: 4-Bit Arithmetic Logic Unit (ALU)

Final Project [Tic-Tac-Toe]

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Lab 17: Building a 4-Digit 7-Segment LED Decoder

Transcription:

Mission Overview Your mission is to help develop a Load Before Launch Sequencer (LBLS) for the USS Harry S. Truman (CVN-75). The purpose of the LBLS is to alert the Yellow Shirts (the people who flag the planes on and off of the ship) as to how many planes are in the launch queue. The LBLS system monitors the number of planes in the queue by counting them as they roll over a sensor in the deck. Your job is to build a system that does the following: Count the number of jets in the launch queue (which can range from 0 to 7). Use momentary as the deck sensor. Each time this switch is thrown, a new jet is either added (brought up from the hangar deck) or subtracted (launched from a catapult) from the launch queue, depending in the current mode. This switch should be LOW when it is not in use (i.e., in a column labeled 0).. SPDT will be the mode control. It is used to indicate whether the next jet should be added or subtracted. When this switch is low, the next jet should be added. When it is high, the next jet should be subtracted. The queue should not change when this switch changes; the queue only changes when a momentary switch is used. The number of jets in the queue will be indicated using a 7-segment decimal display. Three LEDs will be used to indicate the queue status: Status light L1 is on only when the queue is empty (Q = 0). Status light L2 is on only when the queue has 1, 2, 3, 4, 5, or 6 planes in it (Q=1, 2, 3, 4, 5, or 6). Status light L3 is on only when the queue is full (Q=7). If Q = 7, the system should remain at Q = 7 if the user attempts to add another plane. If Q = 0, the system should remain at Q = 0 if the user attempts to subtract a plane. switch #1 should be used to reset the queue (to Q = 0) in case all the planes fall off the ship due to a big wave. I/O Summary: The final system should have: 3 LEDs Queue status indicators one 7-segment display Queue quantity indicator one SPDT switch Add/subtract mode setting two momentary switches One to add or subtract, and one to clear Equipment: Two 74112 chips ( flipflops) One 7-Segment display/decoder combination package One 7400 NAND chip, one 7402 NOR chip, two 7408 AND chips, one 7432 OR chip, one 74151 MUX chip, and one 7404 inverter chip. Page 1 of 3

Discussion of New Equipment 7-Segment Displays So far, our only output device has been the single element LED (Light Emitting Diodes). In our premade black project boxes, the LED s are already fixed up with other elements for us, so that they light if you give them 5 volts, and don t light otherwise. LED s alone don t work that nicely. Today, we are going to use a more sophisticated output device: the 7-segment display. These displays are really a combination of 7 simple LEDs, each in the shape of a long bar. The 7 are grouped in a funny way; they look like this: Obviously, we ve all seen these used before. Depending on which of the 7 segments are turned on or off, they can look like a digital number. As you can see, some of the 7 segments are used more often than others. For these 10 digits, the top LED is used in 8 of them, but the lower left one is used in only 4 of them. Figuring out a logic circuit to attach to each LED is a little tedious. Fortunately, many 7-segment displays (including the ones we ll use today) are provided with a special chip, called a decoder, already attached (chip 7447). The job of this decoder is to take in a group of inputs that represent a binary number, and figure out which of the 7 outputs need to be high to get the LED to light up correctly. This group of 7 LEDs can visually represent a digital number from 0 to 9; in binary, that s 0000 to 1001. As you can see from the "1001", we ll need 4 bits to represent the input to the decoder. The decoder chip we re using today is the 7447 chip. For your convenience, we have already connected the 7447 decoders to the 7-segment LED s. So, you ll only need to learn how to use the display and its decoder as a single unit (see next page). For this week's project, we will always keep the LT, RBI, and BI/RBO inputs high. The 4 bit input is represented by wires DCBA, with D being the MSB, and A being the LSB. Obviously, to use one of these correctly, we ll need to provide 4 signals to the decoder (A, B, C, and D). However, we only want to count from 0 to 7 today. Since the BCD ranges from 000 to 111, we only need to control 3 of the 4 wires to our 7-segment display; D will always be held low. Flip Flops and Simple Memory If we are going to count airplanes, then we need some way to remember things: we need memory. The simplest memory unit available is called a "Flip-Flop". A single Flip-Flop can have a variety of uses; one such use is as a one-bit memory. There are many kinds of flip-flops; today, we will be using the 74112 Page 2 of 3

Flip Flop. This particular chip actually has two FF units on board (just as many of our chips have 4 gates on board). A single FF has 5 inputs, and 2 outputs. Here is the schematic, and Q the detailed chip layout: Here is how it works: 1. If Preset = 0, then Q is Q set to 1. 2. If Clear = 0, then Q is set to 0. 3. If = = 0, it s a disaster. The chip tries to do both rule 1 and rule 2 at the same time, and they fight to an ugly death. Don t let this happen. 4. During normal operation, = = 1. If this is true, then nothing happens to Q unless changes from 1 to 0. Symbolically, this is written as =. When this change happens, then Q might change, depending on the values of and at the time changes: a. If = = 0, then Q is unchanged. b. If = 1, and =0, then Q is set to 1. c. If = 0, and =1, then Q is set to 0. d. If = = 1, then Q changes from whatever it was before. If Q was high before changed, then Q becomes Low. If Q was Low, then it becomes high. This mode is the fundamental memory mode, and it is the mode we ll always use today. Since we need a 3-bit number to count our jets, we ll need three FF s today (one for each bit). Also, we ll always keep the set to high for this entire project. Procedure for Week Five: You will be graded in stages. You may not proceed to the next stage until has checked your work on an earlier stage. Part 1 [10 points]: Using only the 74112 chips and the 7 segment display, build a circuit that can add one jet at a time, or clear them all (but not subtract any). The Add switch should be LOW when it is not being used. Part 2 [5 points]: Build the status panel display using the NAND and NOR chips. Part 3 [3 points]: Modify the circuit to allow subtraction of jets, using the SPDT switch as your mode control, plus two OR gates, 6 AND gates, and an inverter. See synchronous up/down counters in your textbook for help with the design. Part 4 [2 points]: Use the MUX and one more AND gate to prevent the circuit from counting when Q=7 or from subtracting when Q=0. The three select inputs to the MUX will be L1, L3, and the mode switch. Page 3 of 3

7 Segment Displays

Lab #4 Worksheet Name: You MAY NOT write on this sheet in pen! Part 1: Your count-up circuit (requires only wires, grounds, and Vcc s): switch #1 clear all add a jet 7 segment decoder & display D C B A Part 2: Your status panel (uses 4 NAND gates and 4 NOR gates): L1 L2 L3 Part 3 & 4: Your final circuit (do not redraw the above status panel): SPDT mode L 1 L 3 C B A Strobe 74151 MUX D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7 Q switch #1 clear all count 7 segment decoder & display D C B A