UV Nanoimprint Tool and Process Technology. S.V. Sreenivasan December 13 th, 2007

Similar documents
Defect Reduction for Semiconductor Memory Applications Using Jet And Flash Imprint Lithography

Fabrication of Step and Flash TM Imprint Lithography Templates Using Commercial Mask Processes

Nano-Imprint Lithography Infrastructure: Imprint Templates

The Transition to Patterned Media in Hard Disk Drives

The Challenges in Making NIL Master Templates

PROGRESS OF UV-NIL TEMPLATE MAKING

Readiness and Challenges of EUV Mask

Advances in Roll-to-Roll Imprint Lithography for Display Applications Using Self Aligned Imprint Lithography. John G Maltabes HP Labs

Self-Aligned Double Patterning for 3xnm Flash Production

BTC and SMT Rework Challenges

Inspection of 32nm imprinted patterns with an advanced e-beam inspection system

Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer

Advanced Display Manufacturing Technology

Applied Materials. 200mm Tools & Process Capabilities For Next Generation MEMS. Dr Michel (Mike) Rosa

SEMICON Europe October Pushing Lithography to the Limits. Patrick Wong imec

Developing an AFM-based Automatic Tool for NanoAsperity Quantification

New Worlds for Polymers: Organic Transistors, Light Emitting Diodes, and Optical Waveguides Ed Chandross

Recent results of Multi-beam mask writer MBM-1000

Semiconductors Displays Semiconductor Manufacturing and Inspection Equipment Scientific Instruments

Wafer Thinning and Thru-Silicon Vias

Principles of Electrostatic Chucks 6 Rf Chuck Edge Design

Overcoming Challenges in 3D NAND Volume Manufacturing

IN-VISION All rights reserved. IN-VISION GmbH. B2B DLP Light Engine and Optical Solutions

Standard Operating Procedure of nanoir2-s

ABSTRACT. Keywords: 3D NAND, FLASH memory, Channel hole, Yield enhancement, Defect inspection, Defect reduction DISCUSSION

Reduction of Device Damage During Dry Etching of Advanced MMIC Devices Using Optical Emission Spectroscopy

Leveraging 300 mm Technology Solutions to Enable New MEMS Process Capabilities

Pre SiGe Wet Cleans Development for sub 1x nm Technology Node

ABSTRACT 1 INTRODUCTION

Backside Circuit Edit on Full-Thickness Silicon Devices

1. Publishable summary

1.5mm amplitude at 10 to 55Hz frequency in each X, Y, Z direction for 2 hours 500m/s² (approx. 50G) in each X, Y, Z direction for 3 times

~ 50, ,000 ~ $500K

Polygon Scanners Capabilities, Applications and System integration. considerations

projectors, head mounted displays in virtual or augmented reality use, electronic viewfinders

Approaching Zero Etch Bias at Cr Etch Process

3M 8900 Single-mode SC Crimplok Connector

Next Generation of Poly-Si TFT Technology: Material Improvements and Novel Device Architectures for System-On-Panel (SOP)

Outline. Double Patterning 11/6/17. Motivation Techniques Future of Double Patterning. Rasha El-Jaroudi November 7 th

Electrical connection

B-AFM. v East 33rd St., Signal Hill, CA (888)

Electrical connection

Electron Beam Technology

Characterization and improvement of unpatterned wafer defect review on SEMs

Introduction and recent results of Multi-beam mask writer MBM-1000

Mechanical aspects, FEA validation and geometry optimization

Auto classification and simulation of mask defects using SEM and CAD images

Nanotechnology Solutions Partner

Nanotechnology Solutions Partner

PROCEEDINGS OF SPIE. Classification and printability of EUV mask defects from SEM images

Revolutionary AOI Technology, Unbelievable Speed World's Fastest and Most Accurate 3D SPI

AMOLED Manufacturing Process Report SAMPLE

Possible Paths for Cu CMP

Because Innovation Matters

Wafer defects can t hide from

Tape scales or glass scales for a wide range of applications. Linear or rotary. Resolutions from 5µm to 1.2nm.

Achieving 10 Terabytes/Cartridge by 2011

Defense Technical Information Center Compilation Part Notice

Automation in Semiconductor Manufacturing IEDM, San Francisco, 1982 Keynote Speech

Advancements in Acoustic Micro-Imaging Tuesday October 11th, 2016

ENC - LKE51 - L I B

Transforming Electronic Interconnect Breaking through historical boundaries Tim Olson Founder & CTO

Defect Analysis of Roll-to-Roll SAIL Manufactured Flexible Display Backplanes

COMPARISON OF EUV SINGLE EXPOSURE VS. 193i MULTIPLE PATTERING FOR N10 BEOL CHRISTOPHER J. WILSON

ADA-4789 Data Sheet Description Features Specifications Package Marking and Pin Connections 4GX Applications

Micro-machining of transparent materials with. nano, pico and femtosecond lasers

P I SCALE Creating an Open Access Flexible O L E D P ilo t L in e S e r vic e

Inspection of Imprint Lithography Patterns for Semiconductor and Patterned Media

semi-automated scanning

Advanced WLP Platform for High-Performance MEMS. Presented by Dean Spicer, Director of Engineering

High aspect ratio deep RIE for novel 3D radiation sensors in high energy physics applications

Lossless Compression Algorithms for Direct- Write Lithography Systems

EUV Mask and Wafer Defectivity: Strategy and Evaluation for Full Die Defect Inspection

2.1. Log on to the TUMI system (you cannot proceed further until this is done).

High Density Optical Connector with Unibody Lensed Resin Ferrule

Screen investigations for low energetic electron beams at PITZ

MEMS Technologies Dresden - Product Development and Fabrication at IPMS Dresden

2006 Taiwan FPD International Conference May 25-26, 2006 Taipei International Convention Center Brightness Enhancement Films

April Figure 1. SEM image of tape using MP particles. Figure 2. SEM image of tape using BaFe particles

Automatic Defect Recognition in Industrial Applications

The Silicon Pixel Detector (SPD) for the ALICE Experiment

New appraoch for X-ray weld inspection of pipeline segments

CONTENTS. Table of Figures

Results on 0.7% X0 thick Pixel Modules for the ATLAS Detector.

Nanotechnology Solutions Partner

Advanced Test Equipment Rentals ATEC (2832)

An Overview of the Performance Envelope of Digital Micromirror Device (DMD) Based Projection Display Systems

The Effect of Plate Deformable Mirror Actuator Grid Misalignment on the Compensation of Kolmogorov Turbulence

High ResolutionCross Strip Anodes for Photon Counting detectors

Electrical connection

Indoor LED display-2.5mm and below

Development of OLED Lighting Applications Using Phosphorescent Emission System

LUT Luminescence scanners: Seeing what no-one else can

Display Technologies. Corning: The Technology Behind the Glass

Organic light emitting diode (OLED) displays

In-process inspection: Inspector technology and concept

High performance optical blending solutions

Parts of dicing machines for scribing or scoring semiconductor wafers , , , , ,

HC9000D. Color : Midnight Black

The Most Accurate Atomic Force Microscope. Park NX-PTR Fully Automated AFM for Accurate Inline Metrology of Hard Disk Head Sliders.

Transcription:

UV Nanoimprint Tool and Process Technology S.V. Sreenivasan December 13 th, 2007

Agenda Introduction Need tool and process technology that can address: Patterning and CD control Alignment and Overlay Defect Control Throughput Conclusions

Step & Flash Imprint Lithography (S-FIL) High resolution fused silica template, coated with release layer Template Step 1: Dispense drops Planarization layer Substrate Imprint fluid dispenser Low viscosity fluid (Si-containing for S-FIL, Organic for S-FIL/R) Step 2: Lower template and fill pattern Step 3: Polymerize imprint fluid with UV exposure Template very low imprint pressure < 1/20 atmosphere at room temp Planarization layer Substrate Same Process Used for Step & Repeat and Whole Substrate Patterning Planarization layer Substrate Step 4: Separate template from substrate Template Planarization layer Substrate Step & Repeat

Stepper Technology for Non-Volatile Memory Non-Volatile Memory is the fastest growing segment in the semiconductor industry Production insertion targeted at 22nm Imprint on the International Technology Roadmap for Semiconductors (ITRS) Toshiba using tool for device prototyping 18nm feature size <1nm CD uniformity <2nm LER, 3σ Sub-15nm overlay <10 defects/cm 2 IMPRIO 250 Fully automated 300mm Tight overlay capability Sub 20nm resolution IBM has used stepper to make a critical level in a 7 layer storage class memory device 30nm FinFET lithography demonstrated though etch with excellent CD control and line edge roughness (LER 2nm 3σ)

Whole Substrate Technology for HDD Hard Disk Drives Moving To Patterned Media 1000 Technology Driver: Greater Areal Density Areal Density (Gigabits/in 2 ) 500 300 100 2000 2005 2010 Longitudinal Perpendicular recording recording Patterned media Fully automated whole disk imprinter Sub 20nm resolution High throughput Multiple commercial tools installed HGST is using our tool

Patterning and CD Control Patterning Requirements Need to handle pattern density variations Need to achieve thin and uniform residual layer Typical aspect ratio is 2:1 to 2.5:1 to avoid feature collapse issues Typical mean residual layer is <1/4 th of the feature height More drops for denser patterns on disk Feature Height of 75nm for 30nm features RLT = 10nm mean

Uniform Residual Layer: Pattern Density Variations 15 nm residual layer, independent of pattern density

Transfer and Residual Layer Thickness Measurements 1 nm adhesion layer thickness measurement Ultra-thin adhesion layer Residual layer mean <20nm and thickness variation to < 6 nm TIR MII Metrosol Mean: 1.09nm Sigma: 0.05nm Max: 1.22nm Min: 0.94nm 100 80 60 40 20 0 x, y (mm) -100-80 -60-40 -20 0 20 40 60 80 100-20 -40-60 Residual Layer Thickness (nm) 25 20 15 10 5 0 Average 18.760 Std Dev 1.103 Min 16.156 Max 21.853 Range 5.696 Residual layer thickness fully populated wafer 1 10 19 28 37 46 55 64 73 82 91 100 109 118 127 136 145 154 163 172 181 190 199 208 217 Position # -80-100 28 nm HP

Alignment and Overlay Alignment is achieved using matched Moiré fringe patterns on both template and substrate based on a technique originally developed for X-ray proximity printing at MIT Imprint fluid lubricates movement and dampens vibration Align mechanics Template Substrate <100nm Magnification mechanics Substrate Template d(phase) Target Acquisition Resolution Test 0.2 0.15 0.1 0.05 0-150 -100-50 0-0.05 50 100 150-0.1-0.15 dx(nm)-template Alignment resolution is better than 2nm

Imprint to Photo Overlay Budget Components J Other Process Distortions (CMP, Film Depositions, Etc.) G Template/Mask Pattern Generation Distortion E Thermal In-Plane Template Distortions A X- Y- Alignment Noise (Machine Noise) D B Full Mix-and-Match Process Overlay (FM&MPO) Mix-and-Match, Multi- Template/Mask Overlay (M&MMTO) Single Machine Overlay (SMO) Field Alignment Accuracy MagX, MagY, Ortho Noise (Mag Actuator Noise) H Distortion Due to Tool to Tool Template/Mask Chuck Shape Difference F Thermal In-Plane Wafer Distortions C i-mat Moiré Alignment Metrology Noise I Distortion Due to Imprio to Photo Tool Wafer Chuck Shape Difference Temperature Control Machine Precision K Photo Tool Lens & Scan Speed Matching Distortion

Representative Alignment Data (From Four Corners) Four corner alignment data over the wafer represents basic machine precision in X, Y, Theta, MagX, MagY and Ortho directions: 5nm 3sigma in X 6nm 3sigma in Y

Multi-Machine Mix-and-Match Overlay Results Mix and match overlay performance with two different 193nm scanners has been demonstrated Overlay metrology performed using an industry standard KT overlay tool. 32 fields per wafer, 81 positions per field Achieved sub 20nm, 3σ results Challenges to move to sub- 10nm overlay appear to be engineering related.

Progress in S-FIL Defect Reduction at MII Defect Density by Date(KT-2132) Defect Density cm -2 10000 1000 100 10 Non-commercial templates Commercial templates Improved adhesion layer Improved wafer cleanliness and template dicing process 02/2004 06/2004 10/2004 02/2005 06/2005 10/2005 Date 02/2006 06/2006 10/2006 02/2007 How can we achieve <1 cm -2?

S-FIL Defectivity 1. Template Fab Defects Template 4. Bubbles 2. Material Contaminants 3. Front Side Particles Planarization layer Substrate 5. Back Side Particles Template Planarization layer Substrate Planarization layer Substrate 6. Improper Release Template Planarization layer Substrate 7. Post-Imprint Fall-On Particles

Imprint Defectivity Imprio 250 Template was not inspected during Fabrication Template has 3 defects defect density = 3.1 cm -2 Imprinted wafers 89 fields Inspected al fields Inspected area per field ~1 cm 2 Pareto at right shows total defect densities for random and repeating defects Defect sizes > 200 nm (KT- 2132) Total wafer defect density = 3.4 cm -2 Imprint defectivity = 0.2 cm -2 3.1 Template Ion Contm. Defect Density by Type 0.08 0.07 0.06 Fall on Particle Plug Random 0.04 Prior Particle 0.04

Template Defect Inspections (counts) Defect Total 8 7 6 5 4 3 2 1 Template Defectivity Through Fabrication After Cr and quartz etch After Mesa etch After Cr strip 0 defects Inspections were performed with a KT-576 tool by mask vendor 90 nm pixel Reflected light mode Maximum sensitivity Inspection performed on 6025 plates only 0 1 2 3 4 5 6 7 8 Template # Defects detected on the template were not always seen during wafer inspection No attempt was made to repair these defects

Comparison of KT es32 and KT-2132 inspections Edge-roughness defects: Found only on the bottom edge of horizontal lines False defects Particles defects did not contribute to repeating defectivity Three template pattern defects were found repeating imprint defects One contaminated contact was detected repeating plug Type Edge roughness Particle Template Plug KT es32 Density cm -2 30 11.7 3.1 1 KT-2132 Density cm -2 Repeating Template Defects Found only by es32 0 0 1 1 No new imprint related defectivity was identified

Template Life Template damage limited by S-FIL process Very low uniform pressure, low viscosity materials No impact: In S-FIL, the drops (1-2um high) prevent high-speed impact of particles with template In S-FIL Imprinting, particles are shielded by droplets 1 μm tall droplet Particle Template damage is rare, small percentage of particles cause damage We have the potential for a reliable approach to detect particle events in the tool based on low resolution fullfield image capture and analysis Small Z height causes large XY hot-spot

Particles that Do Not Damage Template Imprint 21 34 5 um Particle that did not cause template feature contamination, no change in repeating defect density Particle that caused limited repeating defect in 4 fields

Example of Rare Template Damage Even a 10 um particle leads to small damage LARGE Front-side particle (>10um) Next imprint has small defect Small Damage!

Multiple Wafer Run Defectivity: I250-3 I250 tool with improved ECU and template handling. Internally coated wafers -older generation tools Manually cleaned templates 3 Template defects Inspected 21 fields per wafer Defect Density cm -2 7 6 5 4 3 2 1 0 0 0 100 100 200 Wafer Defect Density Total Defect Density with Template Defects Removed 200 300 300 400 400 Pilot 1 5 10 500 500 600 600 Total Defect Density Repeating Defect Density 700 700 800 800 900 900 1000 1000 Imprint # Wafer #

Particles that May Cause Template Damage Organic (soft) particles and particles that are embedded underneath polymer films do not appear to cause damage Inorganic and metal particles that show up on the wafer just before the imprint step are most relevant to template damage We are undertaking a particle classification study to understand where these hard particles may be coming from

Throughput Risk: Fast Fluid Fill For HVM, need fluid fill of < 1 second/field for >20 wph @ 100 fields per wafer Keys to Fast Fluid Fill Low viscosity imprint resist (monomer) Small drop volume: Pico liter sized drops Template contact geometry control GDS based volume targeting Inclined template geometry creates fluid wave-front to avoid air trapping between liquid drops 6pl drop Contact geometry control Fluid fill direction

GDS Based Volume and Contact Geometry Control No Contact Geometry Control Contact Geometry Control Drop Pattern Uniform Grid GDS Based Uniform Grid GDS Based MagAlign >40 secs 25 secs 30 secs 4 secs (High Pattern Density Variation) Contacts through Pitch 30 secs 15 secs 10 secs 3 secs (Low Pattern Density Variation) GDS based volume compensation and contact geometry control are both needed This data collected for 6 pl minimum drop volume and for 25nm mean residual layer

Fill Time Set to < What is Needed (2.5 rather than 4sec) Dominant non-fill defective feature (last features to fill) X and Y moiré Cross and L Highly repeatable Filling Defects Cross and L Y moiré UL Verniers BnB LR Verniers X moiré CD Bars

Throughput Summary & Next Steps Further improvement in filling speed in being sought using Smaller drops of liquid Better understanding of drop placement optimization Improved control over contact geometry

Conclusions Template Throughput Align Defects Photolithography Progression Multiple levels in volume manufacturing Mix-and-match for critical layers in memory Thin film heads Device prototyping, mix & match, small volume devices Defect/align tolerant apps (storage, optical devices, etc.) Litho Performance (Resolution, LER, CD Control) S-FIL Progression

Acknowledgements