Defect Reduction for Semiconductor Memory Applications Using Jet And Flash Imprint Lithography
|
|
- Branden Sims
- 6 years ago
- Views:
Transcription
1 Defect Reduction for Semiconductor Memory Applications Using Jet And Flash Imprint Lithography Zhengmao Ye, Kang Luo, Xiaoming Lu, Brian Fletcher, Weijun Liu, Frank Xu, Dwayne LaBrake, Douglas Resnick, Matt Shafran, Saul Lee, Whitney Longsine, Van Truskett, S. V. Sreenivasan February 26 th, 2013 Mark Melliar-Smith Chief Executive Officer
2 Overview J-FIL memory strategy and roadmap Mask status Wafer defect data Defect mechanisms Short-run vs. long-run defect trends Approach to achieve >20 lot runs at low defectivity Conclusions Excellent overall progress towards manufacturing Mask plans and resist processes in place for 1x nm 2
3 J-FIL Memory Manufacturing Focusing on CMOS memory due to defect tolerance Multiple tools installed for system refinement and process integration Industry infrastructure: J-FIL Stepper installations Customer s Facility Equipment partner experienced in building and shipping J-FIL TM steppers High quality DNP commercial imprints replica masks available today Large semiconductor manufacturer has plans to ramp J-FIL TM into advanced memory production by
4 Semiconductor Platform Roadmap Wafer Gen 2 Cluster (6 modules) Stepper Production CoO and <8nm O/L IM30 C Production Ramp 1x nm 10 nm Gen 2 (1 module) Stepper Production CoO and <8nm O/L IM30 Pilot Production 1x nm 10 nm Equip. Partner s Gen 1 Yield Targets and <10nm O/L Imprio mm and 450mm Capable IM20 Process Integration 24 nm 10 nm Development Line 2X nm 10 nm Mask Replication Mask Commercial Supply DNP Mask Shop Perfecta MR5000 2X nm 1X nm Legend ship module Molecular Imprints Module Equipment Partner Stepper Molecular Imprints Platform 4
5 Semiconductor J-FIL TM Collaboration Collaborative Relationships Memory IC Manufacturer Imprint Masks Imprint Resist Imprint Stepper Mask Shop Partner Resist Partner Equipment Partner Mask Replicator Material Formulation Imprint Modules Apps and Materials Molecular Imprints 5
6 J-FIL s Manufacturing Readiness ATTRIBUTE Feb 2011 Sep 2012 Current Status Mfg Target TEMPLATE Master CDU 1.2nm 1.2nm 1.2nm ~ 1nm Image Placement 4nm 2.5nm 2.5nm < 3nm Master Defectivity 10 def/cm 2 0 to 1 def/cm 2 0 def/cm2 < 0.1 def/cm 2 Replica Defectivity to be determined 5 def/cm 2 3 def/cm2 <1 def/cm 2 IMPRINT LER 2nm 2nm 2nm <2nm Overlay Accuracy 10nm 10nm 10nm < 8nm CDU on Wafer to be determined 0.5nm 0.5nm < 1 nm Throughput 5-7 wph 10 wph 10 wph 20wph Defects (short run, ~2 wafers) 10 def/cm 2 ~2 def/cm 2 ~2 def/cm2 <0.1 def/cm 2 Defects (long run, > 1 lot) to be determined <50 def/cm 2 <10 def/cm2 <1 def/cm 2 Data Source SPIE. SEMATECH Litho Forum MII Confidential 6
7 Overview J-FIL memory strategy and roadmap Mask status Wafer defect data Defect mechanisms Short-run vs. long-run defect trends Approach to achieve >20 lot runs at low defectivity Conclusions Excellent overall progress towards manufacturing Mask plans and resist processes in place for 1x nm 7
8 Mask Replication Master Masks Fabrication by e-beam Inspected by e-beam and repaired Replica Masks using J-FIL Enable low cost mask copies that can be used for all lines in memory fab Leads to low overall cost of ownership One replica is expected to be used to imprint ~500 wafers (20 lots) Master Mask Replicas created by imprint Wafers printed on J-FIL steppers 8
9 Mask Infrastructure Readiness Status x nm Target 2012 Units Master defectivity 0 0 with repair defects/cm 2 Replica added image placement < 2 <2 nm, 3σ Replica defect density <1 3 defects/cm 2 Relica CDU nm, 3σ Defect repair of masters Yes In use Resist etch resistance* 30% over 2011 Baseline 15% improvement * Improved etch resistance is needed relative to Cr, and the etch process window is related to replica defects. DNP is primarily shipping replica masks 9
10 1xnm Mask Technology E-Beam Double Patterning 15nm master/replica mask feasibility 10
11 Overview J-FIL memory strategy and roadmap Mask status Wafer defect data Defect mechanisms Short-run vs. long-run defect trends Approach to achieve >20 lot runs at low defectivity Conclusions Excellent overall progress towards manufacturing Mask plans and resist processes in place for 1x nm 11
12 J-FIL Electrical Yield: Excellent Progress Electrical Defect Testing: Yield vs. Line Length 100% 80% Yield 60% 40% J-FIL 20% 0% 26nm HP Line Length (mm) DNP presented yesterday that yields >90% have been achieved for 10 meter lines More progress expected with improvements in contamination control as discussed next, and with reduced mask replica defects. 12
13 Defect Mechanisms for 2xnm Features Separation step can cause pattern shear failure. Particularly challenging for sub- 25nm features at high throughput Solved using improved precision machine design, real-time algorithms for controlled separation and enhanced resists A. Surface contamination control is required to prevent fluid filling issues during the resist filling process B. Sub-30nm particles lead to plug defects, causing line breaks in the resist A. and B. are key areas of ongoing development 13
14 A. Surface Contamination on Wafers Soft contaminants are airborne organic contaminants that adsorb onto wafers causing local fluid flow disruption induced defects. These contaminants can cause high defects They do not cause repeaters, mask surface treatment promotes self-cleaning Imprint Specific Defects #/cm DD increate rate: pcs/cm2 per imprint Imprint Number Solution: Requires in-tool control of airborne contaminants 14
15 B. Sub-30 Particles Cause Line Breaks Single Line Break Observed in 2xnm Half-Pitch Lines Establish Root-Cause by Introducing Sub-30nm Polystyrene Particles Particles cause line break defects Can cause high defects, and lead to repeaters Mask cleaning (wet or dry) can recover most defects particles are predominantly soft organic particles Solution: Requires in-line resist filtration; and in-situ mask cleaning 15
16 In-Line Sub-10nm Filtration Sub-10nm inline multi-pass filtration installed in resist dispense system Has led to > two orders of magnitude reduction in defects at the 2x nm. Two new generations of resist filtration improvements are planned, should lead to much lower defectivity Ink Jet Vent Waste bottle Recirculation system & Reservoir Resist circulation Pump 10 nm filter 10 nm Filter New recirculation filtration system Hydra Vent Resist Re- Fill bottle 16
17 Mask Cleaning Addresses Line Plug Defects Defects Caused by Sub-30 Particles Defect Density 102% 100% 98% 96% 94% 92% 90% 2xnm features Reclaim # Preliminary results indicate >90% mask defect removal rate with cleaning Implies mask plug defects are caused predominantly by soft polymeric contaminants Now incorporating in-situ VUV cleaning systems on the stepper to extend mask life 17
18 Short Run Defectivity: Total Defect Density Initial defectivity is from replica defects which will be <1/cm2 in 2013 Fluctuations in defect density are from surface contaminations Defect increase rate is from particles causing mask plugs Total defectivity at 2xnm CD is ~10 defect/cm 2 Defect increase rate: 8x10-4 /cm 2 per imprint (2 adders/cm 2 per lot) Defect increase rate key to mask life of >500 wafers (20 lots) To stay below 1 defect/cm 2, requires 0.05 adders/cm 2 per lot MII Confidential 18
19 Long Run Defectivity: Over 12 Wafers Initial defectivity is from replica defects which will be <1/cm2 in 2013 Fluctuations in defect density are from surface contaminations Defect increase rate is from particles causing mask plugs Device-like mask: 78% of each 26x33mm field consist of 2x nm fine features Defect level is ~13 defect/cm 2 with an increase rate of 5 adders/cm 2 per lot MII Confidential 19
20 Long Run Defectivity: Adders Over 1 Wafer Lot Trend of imprint defect adder per lot (25 wafers) Imprint Added Defect Density per Lot [#/cm2] 1.E+06 1.E+05 1.E+04 1.E+03 1.E+02 1.E+01 1.E+00 1.E ,563 3,281 1,680 3, DRIVERS: Resist filtration Separation development (HW/SW/Control/process) Resist improvement Imprint POR development Q Current (Q4 2012): Defect increase rate: 4.7 adders/cm 2 per lot (25 wafers) 2013 goal: 1 adder/cm 2 per 10 lots (250 wafers) 2014 goal: 1 adder/cm 2 per 20 lots (500 wafers) Timeline (month) MII Confidential 20
21 Approach to Achieve >20 lot Mask Life Mask life limitations dominated by soft particles in resist. Defect adder/cm 2 per lot Status, end of 2012 <5 Comments Manufacturing target < lot mask replica life 2013 goal 0.1 >10x improvement each from resist 2014 goal <0.05 filtration and inline mask cleaning Integrated in-stepper VUV mask cleaning is being implemented, based on >90% clean efficiency data expect to achieve an additional >10x improvement in mask life Established final steps towards mask life target for production 21
22 Overview J-FIL memory strategy and roadmap Mask status Wafer defect data Defect mechanisms Short-run vs. long-run defect trends Approach to achieve >10 lot runs at low defectivity Conclusions Excellent overall progress towards manufacturing Mask plans and resist processes in place for 1x nm 22
23 Conclusions Focusing on CMOS memory due to defect tolerance J-FIL has key advantages Sub-10nm direct replication Attractive cost structure due to low cost tool and mask replication Excellent progress in all aspects of patterning for manufacturing Plans in place for memory production ramp in x nm direct patterning being investigated for mask, nominal resist process exists Post etch BPM pattern on disk Baseline resist and etch process exists at 12nm half-pitch due to progress in HDD BPM 23
24 Acknowledgements TEXAS-ETF 24
UV Nanoimprint Tool and Process Technology. S.V. Sreenivasan December 13 th, 2007
UV Nanoimprint Tool and Process Technology S.V. Sreenivasan December 13 th, 2007 Agenda Introduction Need tool and process technology that can address: Patterning and CD control Alignment and Overlay Defect
More informationThe Challenges in Making NIL Master Templates
The Challenges in Making NIL Master Templates Naoya Hayashi Dai Nippon Printing Co., Ltd. A Member of the ebeam Initiative 2011 Dai Nippon Printing Co.,Ltd. All Rights Reserved. OUTLINE Recent Progress
More informationThe Transition to Patterned Media in Hard Disk Drives
The Transition to Patterned Media in Hard Disk Drives The Evolution of Jet and Flash Imprint Lithography for Patterned Media DISKCON San Jose Sept 24 rd, 2009 Paul Hofemann, Vice President, HDD Future
More informationNano-Imprint Lithography Infrastructure: Imprint Templates
Nano-Imprint Lithography Infrastructure: Imprint Templates John Maltabes Photronics, Inc Austin, TX 1 Questions to keep in mind Imprint template manufacturability Resolution Can you get sub30nm images?
More informationSelf-Aligned Double Patterning for 3xnm Flash Production
Self-Aligned Double Patterning for 3xnm Flash Production Chris Ngai Dir of Process Engineering & Lithography Maydan Technology Center Group Applied Materials, Inc. July 16 th, 2008 Overview Double Patterning
More information~ 50, ,000 ~ $500K
Mask Replication The lifetime of a mask is anticipated to be ~ 50,000 100,000 imprints An e-beam written master mask will cost ~ $500K If you wanted to print 1M wafers, you would spend ~ $500M on masks
More informationAdvances in Roll-to-Roll Imprint Lithography for Display Applications Using Self Aligned Imprint Lithography. John G Maltabes HP Labs
Advances in Roll-to-Roll Imprint Lithography for Display Applications Using Self Aligned Imprint Lithography John G Maltabes HP Labs Outline Introduction Roll to Roll Challenges and Benefits HP Labs Roll
More informationReadiness and Challenges of EUV Mask
Panel Discussion: EUVL HVM Insertion and Scaling Readiness and Challenges of EUV Mask Takashi Kamo Toshiba Corporation Semiconductor & Storage Products Company Contents [1] Introduction [2] EUV Mask Defect
More informationFlexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer
Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits Stanislav Loboda R&D engineer The world-first small-volume contract manufacturing for plastic TFT-arrays
More informationFabrication of Step and Flash TM Imprint Lithography Templates Using Commercial Mask Processes
Fabrication of Step and Flash TM Imprint Lithography Templates Using Commercial Mask Processes Ecron Thompson, Peter Rhyins, Ron Voisin, S.V. Sreenivasan *, Patrick Martin Molecular Imprints, Inc., 1807C
More informationAuto classification and simulation of mask defects using SEM and CAD images
Auto classification and simulation of mask defects using SEM and CAD images Tung Yaw Kang, Hsin Chang Lee Taiwan Semiconductor Manufacturing Company, Ltd. 25, Li Hsin Road, Hsinchu Science Park, Hsinchu
More informationInspection of 32nm imprinted patterns with an advanced e-beam inspection system
Inspection of 32nm imprinted patterns with an advanced e-beam inspection system Hong Xiao, Long (Eric) Ma, Fei Wang, Yan Zhao, and Jack Jau Hermes Microvision, Inc., 1762 Automation Parkway, San Jose,
More informationPROGRESS OF UV-NIL TEMPLATE MAKING
PROGRESS OF UV-NIL TEMPLATE MAKING Takaaki Hiraka, Jun Mizuochi, Yuko Nakanishi, Satoshi Yusa, Shiho Sasaki, Yasutaka Morikawa, Hiroshi Mohri, and Naoya Hayashi Electronic Device Laboratory, Dai Nippon
More informationPhotomask BACUS The international technical group of SPIE dedicated to the advancement of photomask technology.
Photomask BACUS The international technical group of SPIE dedicated to the advancement of photomask technology. June 2011 Volume 27, Issue 6 Paper 7970-8 Progress in Mask Replication using Jet and Flash
More informationInspection of Imprint Lithography Patterns for Semiconductor and Patterned Media
Inspection of Imprint Lithography Patterns for Semiconductor and Patterned Media Douglas J. Resnick, Gaddi Haase, Lovejeet Singh, David Curran, Gerard M. Schmid, Kang Luo, Cindy Brooks, Kosta Selinidis,
More informationSEMICON Europe October Pushing Lithography to the Limits. Patrick Wong imec
SEMICON Europe October 2009 Pushing Lithography to the Limits imec 2009 1 Alternative double patterning processes : ready for (sub) 32nm hp? P. Wong, M. Maenhoudt, D. Vangoidsenhoven, V. Wiaux Outline
More informationControlling Linewidth Roughness in Step and Flash Imprint Lithography
Controlling Linewidth Roughness in Step and Flash Imprint Lithography Gerard M. Schmid a, Niyaz Khusnatdinov a, Cynthia B. Brooks a, Dwayne LaBrake a, Ecron Thompson a, Douglas J. Resnick a *, Jordan Owens
More informationSemiconductors Displays Semiconductor Manufacturing and Inspection Equipment Scientific Instruments
Semiconductors Displays Semiconductor Manufacturing and Inspection Equipment Scientific Instruments Electronics 110-nm CMOS ASIC HDL4P Series with High-speed I/O Interfaces Hitachi has released the high-performance
More informationAIXTRON in EXCILIGHT project
AIXTRON SE AIXTRON in EXCILIGHT project Gintautas Simkus ABOUT AIXTRON 2 Who we are Headquarter based in Herzogenrath, Germany Worldwide presence with 14 sales/representatives offices and production facilities
More informationABSTRACT. Keywords: 3D NAND, FLASH memory, Channel hole, Yield enhancement, Defect inspection, Defect reduction DISCUSSION
Yield enhancement of 3D flash devices through broadband brightfield inspection of the channel hole process module Jung-Youl Lee a, Il-Seok Seo a, Seong-Min Ma a, Hyeon-Soo Kim a, Jin-Woong Kim a DoOh Kim
More informationMicroLED Displays: Global Trends & Opportunities for Equipment and Material Suppliers
Picture: Sony From Technologies to Market MicroLED Displays: Global Trends & Opportunities for Equipment and Material Suppliers SEMICON EUROPA Jean-Christophe ELOY - CEO - Yole Développement 2017 AGENDA
More informationAdvanced Display Manufacturing Technology
Advanced Display Manufacturing Technology John Busch Vice President, New Business Development Display and Flexible Technology Group September 28, 2017 Safe Harbor This presentation contains forward-looking
More informationReduction of Device Damage During Dry Etching of Advanced MMIC Devices Using Optical Emission Spectroscopy
Reduction of Device Damage During Dry Etching of Advanced MMIC Devices Using Optical Emission Spectroscopy D. Johnson, R. Westerman, M. DeVre, Y. Lee, J. Sasserath Unaxis USA, Inc. 10050 16 th Street North
More informationPre SiGe Wet Cleans Development for sub 1x nm Technology Node
Pre SiGe Wet Cleans Development for sub 1x nm Technology Node Akshey Sehgal, Anand Kadiyala, Michael DeVre and, Norberto Oliveria April 10 th, 2018 Background Due to higher aspect ratio features observed
More informationFLEX2017 June, Monterey, USA Dr Mike Cowin, CMO, SmartKem.
FLEX2017 June, Monterey, USA Dr Mike Cowin, CMO, SmartKem. FLEX2017 June, Monterey, USA Dr Mike Cowin, CMO, SmartKem. EU H2020 FLEXTRANs Grant Objectives A 24 month project (started September 2016) (Grant
More informationOvercoming Challenges in 3D NAND Volume Manufacturing
Overcoming Challenges in 3D NAND Volume Manufacturing Thorsten Lill Vice President, Etch Emerging Technologies and Systems Flash Memory Summit 2017, Santa Clara 2017 Lam Research Corp. Flash Memory Summit
More informationApproaching Zero Etch Bias at Cr Etch Process
Approaching Zero Etch Bias at Cr Etch Process Pavel Nesladek a ; Norbert Falk b ; Andreas Wiswesser a ; Renee Koch b ; Björn Sass a a Advanced Mask Technology Center, Rähnitzer Allee 9; 01109 Dresden,
More informationApplied Materials. 200mm Tools & Process Capabilities For Next Generation MEMS. Dr Michel (Mike) Rosa
Applied Materials 200mm Tools & Process Capabilities For Next Generation MEMS Dr Michel (Mike) Rosa 200mm MEMS Global Product / Marketing Manager, Components and Systems Group (CSG), Applied Global Services
More informationRemoving the Last Road Block of Deploying ILT into 10nm Node by Model-based Mask Data Preparation and Overlapped Shots
Removing the Last Road Block of Deploying ILT into 10nm Node by Model-based Mask Data Preparation and Overlapped Shots Linyong (Leo) Pang Bo Su, Yohan Choi D2S, Inc. 1 193i Needed to be Extended and Extended
More informationAdvancements in Acoustic Micro-Imaging Tuesday October 11th, 2016
Central Texas Electronics Association Advancements in Acoustic Micro-Imaging Tuesday October 11th, 2016 A review of the latest advancements in Acoustic Micro-Imaging for the non-destructive inspection
More informationADVANCED MICRO DEVICES, 2 CADENCE DESIGN SYSTEMS
METHODOLOGY FOR ANALYZING AND QUANTIFYING DESIGN STYLE CHANGES AND COMPLEXITY USING TOPOLOGICAL PATTERNS JASON CAIN 1, YA-CHIEH LAI 2, FRANK GENNARI 2, JASON SWEIS 2 1 ADVANCED MICRO DEVICES, 2 CADENCE
More informationEUV Mask and Wafer Defectivity: Strategy and Evaluation for Full Die Defect Inspection
EUV Mask and Wafer Defectivity: Strategy and Evaluation for Full Die Defect Inspection Ravi Bonam 1, Hung-Yu Tien 2, Acer Chou 2, Luciana Meli 1, Scott Halle 1, Ivy Wu 2, Xiaoxia Huang 2, Chris Lei 2,
More informationprojectors, head mounted displays in virtual or augmented reality use, electronic viewfinders
Beatrice Beyer Figure 1. (OLED) microdisplay with a screen diagonal of 16 mm. Figure 2. CMOS cross section with OLED on top. Usually as small as fingernails, but of very high resolution Optical system
More information1. Publishable summary
1. Publishable summary 1.1. Project objectives. The target of the project is to develop a highly reliable high brightness conformable low cost scalable display for demanding applications such as their
More informationElectron Beam Technology
Electron Beam Technology Speed up! High Performance Electron Beam Lithography dedicated electron beam lithography To bridge cutting-edge research and nanofabrication, a dedicated nanolithography solution
More informationAn Alternative Architecture for High Performance Display R. W. Corrigan, B. R. Lang, D.A. LeHoty, P.A. Alioshin Silicon Light Machines, Sunnyvale, CA
R. W. Corrigan, B. R. Lang, D.A. LeHoty, P.A. Alioshin Silicon Light Machines, Sunnyvale, CA Abstract The Grating Light Valve (GLV ) technology is being used in an innovative system architecture to create
More information24. Scaling, Economics, SOI Technology
24. Scaling, Economics, SOI Technology Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 December 4, 2017 ECE Department, University
More informationSoC IC Basics. COE838: Systems on Chip Design
SoC IC Basics COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University Overview SoC
More informationBTC and SMT Rework Challenges
BTC and SMT Rework Challenges Joerg Nolte Ersa GmbH Wertheim, Germany Abstract Rising customer demands in the field of PCB repair are a daily occurrence as the rapid electronic industry follows new trends
More informationnmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response
nmos transistor asics of VLSI Design and Test If the gate is high, the switch is on If the gate is low, the switch is off Mohammad Tehranipoor Drain ECE495/695: Introduction to Hardware Security & Trust
More informationAbstract. Keywords INTRODUCTION. Electron beam has been increasingly used for defect inspection in IC chip
Abstract Based on failure analysis data the estimated failure mechanism in capacitor like device structures was simulated on wafer in Front End of Line. In the study the optimal process step for electron
More information3M High-Speed Solutions
3M High-Speed Solutions 3M 2011. All Rights Reserved. Distance 3M Electronic Solutions Division 3M Twin Axial and AOC Solutions Addressing Physical Medium Dependent in the InifiniBand Fabric 100m 10m 1m
More informationMulti-Shaped E-Beam Technology for Mask Writing
Multi-Shaped E-Beam Technology for Mask Writing Juergen Gramss a, Arnd Stoeckel a, Ulf Weidenmueller a, Hans-Joachim Doering a, Martin Bloecker b, Martin Sczyrba b, Michael Finken b, Timo Wandel b, Detlef
More informationBecause Innovation Matters
Because Innovation Matters Silicon Systems Group Toru Watanabe President, Applied Materials, Japan Semicon Japan November 30, 2010 Safe Harbor This presentation contains forward-looking statements, including
More informationABSTRACT 1 INTRODUCTION
Novel lithography technique using an ASML Stepper/Scanner for the manufacture of display devices in MEMS world ASML US, Inc Special Applications, 6580 Via Del Oro San Jose, CA 95119 Keith Best, Pankaj
More informationThe future of microled displays using nextgeneration
The future of microled displays using nextgeneration technologies Introduction MicroLEDs (micro-light-emitting diodes) are an emerging display technology that, as the name implies, use very small LEDs
More informationPossible Paths for Cu CMP
Possible Paths for Cu CMP J.S. Drewery, V. Hardikar, S.T. Mayer, H. Meinhold, F. Juarez, and J. Svirchevski Presented by Julia Svirchevski Agenda Perceived Need for ECMP Technology Differentiation Profile
More informationCOMPARISON OF EUV SINGLE EXPOSURE VS. 193i MULTIPLE PATTERING FOR N10 BEOL CHRISTOPHER J. WILSON
COMPARISON OF EUV SINGLE EXPOSURE VS. 193i MULTIPLE PATTERING FOR N10 BEOL CHRISTOPHER J. WILSON - CONTRIBUTORS FORM ADVANCED LITHO AND CU-LOW-K IIAP PROGRAMS - ASML VELDHOVEN DEMO LAB FOR EXPOSURES EUV
More informationAutomation in Semiconductor Manufacturing IEDM, San Francisco, 1982 Keynote Speech
Automation in Semiconductor Manufacturing IEDM, San Francisco, 1982 Keynote Speech Commentary Alongside ISSCC, IEDM is the most traditional academic conference in the semiconductor field, and it is held
More informationAugust 4, Axcelis Technologies, Inc.
August 4, 2014 Axcelis Technologies, Inc. Purion Product Family Beyond the Commonality Purion Ion Implanters Enable Advanced 3D Device Processing and Provide Customers More Flexible Manufacturing Strategies
More informationRecent results of Multi-beam mask writer MBM-1000
Recent results of Multi-beam mask writer MBM-1000 Hiroshi Matsumoto, Hiroshi Yamashita, Hideo Inoue, Kenji Ohtoshi, Hirokazu Yamada Member of the ebeam Initiative 1 NFT s mask writer roadmap 2016 Device
More informationSEMICONDUCTOR TECHNOLOGY -CMOS-
SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada 2011/12/19 1 What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails.
More informationWafer defects can t hide from
WAFER DEFECTS Article published in Issue 3 2016 Wafer defects can t hide from Park Systems Atomic Force Microscopy (AFM) leader Park Systems has simplified 300mm silicon wafer defect review by automating
More information13th MOST Interconnectivity Conference 2012 MOST150 on the Road with Avago FOTs
13th MOST Interconnectivity Conference 2012 MOST150 on the Road with Avago FOTs Thomas Lichtenegger Nov, 15 th 2012 Agenda Avago Avago Fiberoptics MOST150 Development Performance Characterization Quality
More informationVLSI Design Digital Systems and VLSI
VLSI Design Digital Systems and VLSI Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author 1 Overview Why VLSI? IC Manufacturing CMOS Technology
More informationOutline. Double Patterning 11/6/17. Motivation Techniques Future of Double Patterning. Rasha El-Jaroudi November 7 th
Double Patterning Rasha El-Jaroudi November 7 th 2017 reljaroudi@utexas.edu Outline Motivation Techniques Future of Double Patterning Rasha H. El-Jaroudi 2 1 Motivation Need to keep up with Moore s Law
More informationSEMICONDUCTOR TECHNOLOGY -CMOS-
SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails. Currently,
More informationJapan. OLED display. Market Sample Page SRD JAPAN, INC.
Japan OLED display Market 2003 Sample Page SRD JAPAN, INC. Chapter2, Future OLED Market 2-1, Market Prospect 2-2, Passive OLED market It is mainly used for the sub-display of the cellular phone. The cellular
More informationSelf Restoring Logic (SRL) Cell Targets Space Application Designs
TND6199/D Rev. 0, SEPT 2015 Self Restoring Logic (SRL) Cell Targets Space Application Designs Semiconductor Components Industries, LLC, 2015 September, 2015 Rev. 0 1 Publication Order Number: TND6199/D
More informationDefect Analysis of Roll-to-Roll SAIL Manufactured Flexible Display Backplanes
Defect Analysis of Roll-to-Roll SAIL Manufactured Flexible Display Backplanes Carl Taussig, Richard E. Elder, Warren B. Jackson, Albert Jeans, Mehrban Jam, Ed Holland, Hao Luo, John Maltabes, Craig Perlov,
More informationProgress in Scale-up of 2G HTS Wire at SuperPower Part I
superior performance. powerful technology. Progress in Scale-up of 2G HTS Wire at SuperPower Part I V. Selvamanickam & Y. Xie Y. Chen, X. Xiong, M. Martchevski, Y. Qiao, A. Rar, B. Gogia, R. Schmidt, A.
More informationLeveraging 300 mm Technology Solutions to Enable New MEMS Process Capabilities
Leveraging 300 mm Technology Solutions to Enable New MEMS Process Capabilities Evan Patton Semicon Europa November 2017 Lam Research Corp. 1 Presentation Outline The Internet of Things (IoT) as a market
More informationDEPFET Active Pixel Sensors for the ILC
DEPFET Active Pixel Sensors for the ILC Laci Andricek for the DEPFET Collaboration (www.depfet.org) The DEPFET ILC VTX Project steering chips Switcher thinning technology Simulation sensor development
More informationLayout Decompression Chip for Maskless Lithography
Layout Decompression Chip for Maskless Lithography Borivoje Nikolić, Ben Wild, Vito Dai, Yashesh Shroff, Benjamin Warlick, Avideh Zakhor, William G. Oldham Department of Electrical Engineering and Computer
More informationModel-Based Mask Data Preparation (MB-MDP) and its impact on resist heating
Model-Based Mask Data Preparation (MB-MDP) and its impact on resist heating Aki Fujimura* a, Takashi Kamikubo b, Ingo Bork a a D2S Inc., 4040 Moorpark Ave, Suite 250, San Jose, CA, 95117, USA; b NuFlare
More informationIoT Technical foundation and use cases Anders P. Mynster, Senior Consultant High Tech summit DTU FORCE Technology at a glance
IoT Technical foundation and use cases Anders P. Mynster, apm@force.dk Senior Consultant High Tech summit DTU 2017 FORCE Technology at a glance Internet of Things devices everywhere! Gartners Hype cycle
More informationDouble Patterning OPC and Design for 22nm to 16nm Device Nodes
Double Patterning OPC and Design for 22nm to 16nm Device Nodes Kevin Lucas, Chris Cork, Alex Miloslavsky, Gerry Luk-Pat, Xiaohai Li, Levi Barnes, Weimin Gao Synopsys Inc. Vincent Wiaux IMEC 1 Outline Introduction
More informationSamsung Semiconductor, Inc. Power Green Lunch
Samsung Semiconductor, Inc. Power Green Lunch March 26, 2009 Tomorrow s Magic Window Is Here Leading Green LCD VIDification Scott Birnbaum Vice President, Samsung LCD Division, Samsung Semiconductor, Inc.
More informationIntegrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction
1 Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 2 Course Overview Lecturer Teaching Assistant Course Team E-mail:
More informationChallenges for OLED Deposition by Vacuum Thermal Evaporation. D. W. Gotthold, M. O Steen, W. Luhman, S. Priddy, C. Counts, C.
Challenges for OLED Deposition by Vacuum Thermal Evaporation D. W. Gotthold, M. O Steen, W. Luhman, S. Priddy, C. Counts, C. Roth June 7, 2011 Outline Introduction to Veeco Methods of OLED Deposition Cost
More information2016, Amkor Technology, Inc.
1 Standardization of Packaging for the Internet of Things Adrian Arcedera l VP of MEMS and Sensor Products 2 About Amkor Technology Amkor Technology, Inc. is one of the world's largest and most accomplished
More informationCOMPLETE TISSUE PRODUCTION IMPROVEMENT SYSTEM
COMPLETE TISSUE PRODUCTION IMPROVEMENT SYSTEM Improving Tissue & Converting Machine Efficiency by detecting Defects, reducing Web Breaks and creating Value Don t miss what you can t see! Reduce web breaks
More informationTransforming Electronic Interconnect Breaking through historical boundaries Tim Olson Founder & CTO
Transforming Electronic Interconnect Breaking through historical boundaries Tim Olson Founder & CTO Remember when? There were three distinct industries Wafer Foundries SATS EMS Semiconductor Devices Nanometers
More informationThe Flat Panel Display Paradigm: Successful Implementation of Microelectronic Processes on Gigantic Wafers
The Flat Panel Display Paradigm: Successful Implementation of Microelectronic Processes on Gigantic Wafers Dr. Zvi Yaniv Applied Nanotech, Inc. 3006 Longhorn Blvd., Suite 107 Austin, TX 78758 Phone 512-339-5020
More informationLossless Compression Algorithms for Direct- Write Lithography Systems
Lossless Compression Algorithms for Direct- Write Lithography Systems Hsin-I Liu Video and Image Processing Lab Department of Electrical Engineering and Computer Science University of California at Berkeley
More informationSCT Activities. Nick Bedford, Mateusz Dyndal, Alexander Madsen, Edoardo Rossi, Christian Sander. DESY ATLAS Weekly Meeting 03. Jun.
SCT Activities Nick Bedford, Mateusz Dyndal, Alexander Madsen, Edoardo Rossi, Christian Sander DESY ATLAS Weekly Meeting 03. Jun. 2016 1 Semi-Conductor Tracker Barrel 4 Layers 2112 identical modules Endcaps
More informationInnovative Rotary Encoders Deliver Durability and Precision without Tradeoffs. By: Jeff Smoot, CUI Inc
Innovative Rotary Encoders Deliver Durability and Precision without Tradeoffs By: Jeff Smoot, CUI Inc Rotary encoders provide critical information about the position of motor shafts and thus also their
More informationMOST - Roadmap Physical Layer & Connectivity from 150Mbps to 5Gbps
MOST - Roadmap Physical Layer & Connectivity from 150Mbps to 5Gbps 13th MOST(R) Interconnectivity Conference Asia on November 15, 2012 in Seoul, South Korea Andreas Engel Manager Advanced Infotainment
More informationPhosphorescent OLED Technologies: The Next Wave. Plastic Electronics Conference Oct 9, 2012
Phosphorescent OLED Technologies: The Next Wave Plastic Electronics Conference Oct 9, 2012 UDC Company Focus IP innovator, technology developer, patent licensor and materials supplier for the rapidly growing
More informationPROCEEDINGS OF SPIE. Classification and printability of EUV mask defects from SEM images
PROCEEDINGS OF SPIE SPIEDigitalLibrary.org/conference-proceedings-of-spie Classification and printability of EUV mask defects from SEM images Wonil Cho, Daniel Price, Paul A. Morgan, Daniel Rost, Masaki
More informationPROCESS TECHNOLOGIES FOR ADVANCED ORGANIC ELECTRONIC DEVICES: MICRODISPLAYS, LIGHTING AND SOLAR CELLS
PROCESS TECHNOLOGIES FOR ADVANCED ORGANIC ELECTRONIC DEVICES: MICRODISPLAYS, LIGHTING AND SOLAR CELLS Dr. Christian May Fraunhofer IPMS - Center for Organic Materials and Electronic Devices Dresden COMEDD
More informationCircuits Assembly September 1, 2003 Duck, Allen
Article from: Circuits Assembly Article date: September 1, 2003 Author: Duck, Allen Depaneling is an overlooked step in surface-mount production and involves the separation of a single piece from its carrier
More informationPUBLISHABLE Summary To provide OLED stacks with improved reliability Provide improved thin film encapsulation
PUBLISHABLE Summary SCOOP is a European funded project (FP7 project number 287595 SCOOP). It is focused on OLED technology, microdisplays based on the combination of OLED with CMOS technology, and innovative
More informationSolid State Lighting October 2010
Solid State Lighting October 2010 Agenda 1. SSL Market Forecast 2. Industry Targets 3. LED Technology 4. Major Challenges and Potential Ways Forward Philips Lumileds, October 2010 2 lm & $/lm Haitz Efficacy
More informationOverview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)
Chapter 2 Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED) ---------------------------------------------------------------------------------------------------------------
More informationP-224: Damage-Free Cathode Coating Process for OLEDs
P-224: Damage-Free Cathode Coating Process for OLEDs Shiva Prakash DuPont Displays, 6 Ward Drive, Santa Barbara, CA 937, USA Abstract OLED displays require the growth of inorganic films over organic films.
More informationDOUBLE PATTERNING CHALLENGES FOR 20nm TECHNOLOGY
DOUBLE PATTERNING CHALLENGES FOR 20nm TECHNOLOGY SEMICON DRESDEN TechARENA OCTOBER 12 th 2011 Vincent Farys, Bertrand Le-Gratiet, Pierre-Jérôme Goirand STMicroelectronics Crolles 2 OUTLINE Lithography
More informationP11552 DLP Prototyping System
P11552 DLP Prototyping System Meeting Purpose: 1. Project Overview 2. Confirm Engineering Specs & Customer Needs 3. Concept Review 4. Review proposed design confirm feasibility and desired functionality
More informationSuperpose the contour of the
(19) United States US 2011 0082650A1 (12) Patent Application Publication (10) Pub. No.: US 2011/0082650 A1 LEU (43) Pub. Date: Apr. 7, 2011 (54) METHOD FOR UTILIZING FABRICATION (57) ABSTRACT DEFECT OF
More informationWESAUDIO 4/25/16 TIMBRE USER MANUAL. Timbre. User manual EN. Copyright 2016 by WesAudio
www.wesaudio.com Timbre User manual EN Copyright 2016 by WesAudio 1 Thank You for the purchase of Timbre Timbre All tube Vari-mu mono compressor. With kind regards Radoslaw Wesolowski 2 Table of Contents
More informationFILTRATION AREA (MM²) 0.45 x 0.45 x / x 0.51 x /120
TYPHOON PLUS INTEGRAL DRIPPER 12080-12100 - 12125-12150 - 16080-16100 - 16125-16150 - 22080 22100-22125 - 22135-22150 - 25080-25100 - 25125-25135 - 25150 APPLICATIONS Row crops and vegetables, multi seasonal
More informationHB LEDs & OLEDs. Complete thin film process solutions
HB LEDs & OLEDs Complete thin film process solutions Get off to a flying start for all your LED thin film deposition and etch processes From 2 inch to 8 inch Manual or fully automated substrate handling
More informationAn Overview of the Performance Envelope of Digital Micromirror Device (DMD) Based Projection Display Systems
An Overview of the Performance Envelope of Digital Micromirror Device (DMD) Based Projection Display Systems Dr. Jeffrey B. Sampsell Texas Instruments Digital projection display systems based on the DMD
More informationLEP400 Etch Depth Monitor Real-time, in-situ plasma etch depth monitoring and end point control plus co-linear wafer vision system
LEP400 Etch Depth Monitor Real-time, in-situ plasma etch depth monitoring and end point control plus co-linear wafer vision system Base Configuration Etch Depth Monitoring LEP400 Recessed Window Plasma
More informationThrough Silicon Via Testing Known Good Die (KGD) or Probably Good Die (PGD) Doug Lefever Advantest
Through Silicon Via Testing Known Good Die (KGD) or Probably Good Die (PGD) Doug Lefever Advantest Single Die Fab Yield will drive Cost Equation. Yield of the device to be stacked 100% 90% 80% Yield of
More informationIntroduction and recent results of Multi-beam mask writer MBM-1000
Introduction and recent results of Multi-beam mask writer MBM-1000 Hiroshi Matsumoto, Yasuo Kato, Munehiro Ogasawara, Hirokazu Yamada February 23 rd, 2016 Member of the ebeam Initiative NFT s mask writer
More informationDefense Technical Information Center Compilation Part Notice
UNCLASSIFIED Defense Technical Information Center Compilation Part Notice ADPO1 1322 TITLE: Amorphous- Silicon Thin-Film Transistor With Two-Step Exposure Process DISTRIBUTION: Approved for public release,
More informationConcept of Operations (CONOPS)
PRODUCT 0-6873-P1 TxDOT PROJECT NUMBER 0-6873 Concept of Operations (CONOPS) Jorge A. Prozzi Christian Claudel Andre Smit Praveen Pasupathy Hao Liu Ambika Verma June 2016; Published March 2017 http://library.ctr.utexas.edu/ctr-publications/0-6873-p1.pdf
More informationTaking Technology to the Marketplace. Aram Mooradian Founder & CTO Sunnyvale, CA, USA
Taking Technology to the Marketplace Aram Mooradian Founder & CTO Sunnyvale, CA, USA aram@novalux.com Requirements Market Technology Product Price Timing Good Investors Good People Path to Success Absolutely
More informationNew Worlds for Polymers: Organic Transistors, Light Emitting Diodes, and Optical Waveguides Ed Chandross
New Worlds for Polymers: Organic Transistors, Light Emitting Diodes, and Optical Waveguides Ed Chandross Materials Chemistry, LLC 1 Polymers in the Electronic Industry Enabling Materials Active Materials?
More information