DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Similar documents
DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM Segment Decoder Driver Latch with Constant Current Source Outputs

DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock

74F273 Octal D-Type Flip-Flop

74F377 Octal D-Type Flip-Flop with Clock Enable

TIL311 HEXADECIMAL DISPLAY WITH LOGIC

Data Sheet. Electronic displays

74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

HCF4054B 4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION

74F574 Octal D-Type Flip-Flop with 3-STATE Outputs

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

Is Now Part of To learn more about ON Semiconductor, please visit our website at

MT8814AP. ISO-CMOS 8 x 12 Analog Switch Array. Features. -40 to 85 C. Description. Applications

DP8212 DP8212M 8-Bit Input Output Port

MC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)

HCC4054B/55B/56B HCF4054B/55B/56B

Obsolete Product(s) - Obsolete Product(s)

HCF40193B PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK WITH RESET) BINARY TYPE

Is Now Part of To learn more about ON Semiconductor, please visit our website at

SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd

HCF4027B DUAL J-K MASTER SLAVE FLIP-FLOP

ML6428. S-Video Filter and 75Ω Line Drivers with Summed Composite Output. Features. General Description. Block Diagram Σ BUFFER.

MT8812 ISO-CMOS. 8 x 12 Analog Switch Array. Features. Description. Applications

82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

MC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)

SMPTE-259M/DVB-ASI Scrambler/Controller

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Description. ICM7231BFIJL -25 to Ld CERDIP 8 Digit Parallel F40.6. ICM7231BFIPL -25 to Ld PDIP 8 Digit Parallel E40.6

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

MT x 12 Analog Switch Array

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

EL1881. Features. Sync Separator, Low Power. Applications. Pinout. Demo Board. Data Sheet September 15, 2011 FN7018.2

PEEL 18CV8-5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device

MT8806 ISO-CMOS 8x4AnalogSwitchArray

Features TEMP. RANGE ( C) ICM7245AIM44Z ICM7245 AIM44Z -25 C to +85 C 44 Ld MQFP Q44.10x10

Chapter 3: Sequential Logic Systems

Maintenance/ Discontinued

Digital Fundamentals: A Systems Approach

S6B CH SEGMENT DRIVER FOR DOT MATRIX LCD

Integrated Circuits 7

Review of digital electronics. Storage units Sequential circuits Counters Shifters

ZLNB101 DUAL POLARISATION SWITCH TWIN LNB MULTIPLEX CONTROLLER ISSUE 1- JANUARY 2001 DEVICE DESCRIPTION FEATURES APPLICATIONS

CDK3402/CDK bit, 100/150MSPS, Triple Video DACs

64CH SEGMENT DRIVER FOR DOT MATRIX LCD

Chapter 5 Flip-Flops and Related Devices

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Digital Circuits I and II Nov. 17, 1999

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

M66004SP/FP M66004SP/FP MITSUBISHI DIGITAL ASSP ASSP 16-DIGIT 5X7-SEGMENT VFD CONTROLLER 16-DIGIT 5 7-SEGMENT VFD CONTROLLER

DATASHEET EL1883. Features. Applications. Ordering Information. Demo Board. Pinout. Sync Separator with Horizontal Output. FN7010 Rev 2.

RST RST WATCHDOG TIMER N.C.

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Complete 12-Bit 40 MHz CCD Signal Processor AD9945

L9822E OCTAL SERIAL SOLENOID DRIVER

WINTER 15 EXAMINATION Model Answer

LDS Channel Ultra Low Dropout LED Driver FEATURES APPLICATION DESCRIPTION TYPICAL APPLICATION CIRCUIT

EKT 121/4 ELEKTRONIK DIGIT 1

Practice Homework Problems for Module 3

Complete 10-Bit, 25 MHz CCD Signal Processor AD9943

Chapter 9 MSI Logic Circuits

Maintenance/ Discontinued

PRE J. Figure 25.1a J-K flip-flop with Asynchronous Preset and Clear inputs

C-MOS STEP-UP SWITCHING REGULATOR

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Complete 10-Bit/12-Bit, 25 MHz CCD Signal Processor AD9943/AD9944

EL4583. Features. Sync Separator, 50% Slice, S-H, Filter, H OUT. Applications. Ordering Information. Pinout FN Data Sheet March 28, 2013

ICM Digit LED Microprocessor-Compatible Multiplexed Display Decoder Driver. Features. Related Literature FN Data Sheet February 15, 2007

BUSES IN COMPUTER ARCHITECTURE

DESCRIPTION FEATURES APPLICATIONS. LTC7543/LTC8143 Improved Industry Standard Serial 12-Bit Multiplying DACs TYPICAL APPLICATION

Complete 12-Bit 40 MHz CCD Signal Processor AD9945

ICM7218A COMMON ANODE ICM7218C COMMON ANODE ICM7218B COMMON CATHODE ICM7218D COMMON CATHODE ID0-ID7 ID4-ID7 MODE WRITE ID0-ID3 INPUT

PART TEMP RANGE PIN-PACKAGE

Chapter 4: One-Shots, Counters, and Clocks

3-Channel 8-Bit D/A Converter

FEATURES DESCRIPTION APPLICATION BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC

DATASHEET EL4583. Features. Applications. Ordering Information. Pinout. Sync Separator, 50% Slice, S-H, Filter, HOUT. FN7173 Rev 4.

PGT104 Digital Electronics. PGT104 Digital Electronics

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

Data Sheet March Features. ICM7218AIJI -40 to Ld CERDIP F28.6 Common Anode. ICM7218BIJI -40 to Ld CERDIP F28.

LM MHz RGB Video Amplifier System with OSD

SLG7NT4445. Reset IC with Latch and MUX. GreenPAK 2 TM. Pin Configuration

TRANSFER BETWEEN REGISTERS and THREE STATE LOGIC

UltraLogic 128-Macrocell ISR CPLD

Description. ICM7228AIPI Sequential Common Anode -40 to Ld PDIP E28.6. ICM7228BIPI Sequential Common Cathode -40 to Ld PDIP E28.

Octal 3-State Bus Transceivers and D Flip-Flops High-Performance Silicon-Gate CMOS

SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER

INTEGRATED CIRCUITS DATA SHEET. TDA4510 PAL decoder. Product specification File under Integrated Circuits, IC02

64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION FEATURES 100 QFP-1420C

Digital Fundamentals

LM8562. Digital Alarm Clock. Package Dimensions. Overview. Features. Specifications 3029A-DIP28S. Absolute Maximum Ratings at Ta = 25 C, V SS =0V

MODULE 3. Combinational & Sequential logic

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Digital Fundamentals 11/2/2017. Summary. Summary. Floyd. Chapter 7. Latches

16 Stage Bi-Directional LED Sequencer

DIGITAL ELECTRONICS MCQs

DATASHEET EL4583A. Features. Applications. Pinout. Ordering Information. Sync Separator, 50% Slice, S-H, Filter, HOUT. FN7503 Rev 2.

FMS6417A Selectable RGB (YUV) HD/SD Video Filter Driver with Y, C, Composite, and Modulator Outputs

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

Transcription:

7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive common cathode type LED displays directly. Ordering Code: Connection Diagram Pin Descriptions Logic Symbol V CC = Pin 16 GND = PIN 8 October 1988 Revised March 2000 Order Number Package Number Package Description DM9638N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Pin Name A0 A3 RBO RBI a g LE Description Address (Data) Inputs Ripple Blanking Output (Active LOW) Ripple Blanking Input (Active LOW) Segment Drivers-Outputs Latch Enable Input (Active LOW) DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs 2000 Fairchild Semiconductor Corporation DS009796 www.fairchildsemi.com

Truth Table *The RBI will blank the display only if a binary zero is stored in the latches. *The RBO used as an input overrides all other input conditions. H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Functional Description The DM9368 is a 7-segment decoder driver designed to drive 7-segment common cathode LED displays. The DM9368 drives any common cathode LED display rated at a nominal 20 ma at 1.7V per segment without need for current limiting resistors. This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a hexadecimal decode format which produces numeric codes 0 thru 9 and alpha codes A through F using upper and lower case fonts. Latches on the four data inputs are controlled by an active LOW latch enable LE. When the LE is LOW, the state of the outputs is determined by the input data. When the LE goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The LE pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the DM9368 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage. Another feature of the DM9368 is that the unit loading on the data inputs is very low ( 100 µa Max) when the latch enable is HIGH. This allows DM9368s to be driven from an MOS device in multiplex mode without the need for drivers on the data lines. The DM9368 also has provision for automatic blanking of the leading and/or trailing edge zeros in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an eight digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing edge zeros. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates. www.fairchildsemi.com 2

Logic Diagram DM9368 Numerical Designations Parallel Data Display System with Ripply Blanking Common Cathode LED Display 3 www.fairchildsemi.com

Display Demultiplexing System with Ripple Blanking Common Cathode LED Display Note: Digit address data must be non-overlapping. Standard TTL decoders like the 9301, 9311, 7442 or 74155 must be strobed, since the address decoding glitches could cause erroneous data to be strobed into the latches. www.fairchildsemi.com 4

Absolute Maximum Ratings(Note 1) Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0 C to +70 C Storage Temperature Range 65 C to +150 C Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation. DM9368 Recommended Operating Conditions Symbol Parameter Min Nom Max Units V CC Supply Voltage 4.75 5 5.25 V V IH HIGH Level Input Voltage 2 V V IL LOW Level Input Voltage 0.8 V I OH HIGH Level Output Current 80 µa I OL LOW Level Output Current RBO 3.2 ma T A Free Air Operating Temperature 0 70 C t S (H) Setup Time HIGH 30 ns t H (H) Hold Time HIGH 0 ns t S (L) Setup Time LOW 20 ns t H (L) Hold Time LOW 0 ns t W (L) LE Pulse Width LOW 45 ns I OH Segment Output HIGH Current 16 22 ma I OL Segment Output LOW Current 250 250 µa Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted) Typ Symbol Parameter Conditions Min (Note 2) Max Units V I Input Clamp Voltage V CC = Min, I I = 12 ma 1.5 V V OH HIGH Level V CC = Min, I OH = Max, Output Voltage V IL = Max 2.4 3.4 V V OL LOW Level V CC = Min, I OL = Max, Output Voltage V IH = Min 0.2 0.4 V I I Input Current @ Max Input Voltage V CC = Max, V I = 5.5V 1 ma I IH HIGH Level Input Current V CC = Max, V I = 2.4V 40 µa I IL LOW Level Input Current V CC = Max, V I = 0.4V 1.6 ma I OS Short Circuit Output Current V CC = Max (Note 3) 18 57 ma I CC Supply Current V CC = Max, Outputs OPEN, Data & Latch Inputs = 0V 67 ma Note 2: All typicals are at V CC = 5V, T A = 25 C. Note 3: Not more than one output should be shorted at a time. Switching Characteristics V CC = 5.0V, T A = 25 C C L = 15 pf, R L = 100Ω Symbol Parameter Min Max t PLH Propagation Delay 50 t PHL A n to a g 75 t PLH Propagation Delay 70 t PHL LE to a g 90 Units ns ns 5 www.fairchildsemi.com