COMPUTER TECHNOLOGY. A vector graphic CRT display system

Similar documents
* This configuration has been updated to a 64K memory with a 32K-32K logical core split.

Experiment # 4 Counters and Logic Analyzer

TV Character Generator

Introduction to Computer Graphics

Comp 410/510. Computer Graphics Spring Introduction to Graphics Systems

Lecture 14: Computer Peripherals

IMS B007 A transputer based graphics board

Oscilloscopes, logic analyzers ScopeLogicDAQ

High Performance Raster Scan Displays

Types of CRT Display Devices. DVST-Direct View Storage Tube

Part 1: Introduction to Computer Graphics

Design and Implementation of an AHB VGA Peripheral

Computer Graphics. Introduction

2.4.1 Graphics. Graphics Principles: Example Screen Format IMAGE REPRESNTATION

8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM

PRELIMINARY INFORMATION. Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment

The Computer Revolution in Education:

PTIK UNNES. Lecture 02. Conceptual Model for Computer Graphics and Graphics Hardware Issues

THE KENYA POLYTECHNIC

The BAT WAVE ANALYZER project

Digital Audio Design Validation and Debugging Using PGY-I2C

Quick Reference Manual

DT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging

Laboratory Exercise 4

Part 1: Introduction to computer graphics 1. Describe Each of the following: a. Computer Graphics. b. Computer Graphics API. c. CG s can be used in

Explorer Edition FUZZY LOGIC DEVELOPMENT TOOL FOR ST6

Design and Implementation of Timer, GPIO, and 7-segment Peripherals

WINTER 15 EXAMINATION Model Answer

Scanning For Photonics Applications

!Ill ~ 168. Model490 Dual Input, Dual Trace Automatic Peak Power Meter

IT T35 Digital system desigm y - ii /s - iii

Scan. This is a sample of the first 15 pages of the Scan chapter.

MTL Software. Overview

Session 1 Introduction to Data Acquisition and Real-Time Control

DT3130 Series for Machine Vision

CATHODE RAY OSCILLOSCOPE. Basic block diagrams Principle of operation Measurement of voltage, current and frequency

A dedicated data acquisition system for ion velocity measurements of laser produced plasmas

Chapter 3 Unit Combinational

COE328 Course Outline. Fall 2007

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017

DMX 512 Language Date: Venerdì, febbraio 12:15:08 CET Topic: Educational Lighting Site

Lab experience 1: Introduction to LabView

These are used for producing a narrow and sharply focus beam of electrons.

Computer Graphics NV1 (1DT383) Computer Graphics (1TT180) Cary Laxer, Ph.D. Visiting Lecturer

Interfacing the TLC5510 Analog-to-Digital Converter to the

TV Synchronism Generation with PIC Microcontroller

Pivoting Object Tracking System

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

Digital Systems Laboratory 1 IE5 / WS 2001

CS2401-COMPUTER GRAPHICS QUESTION BANK

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

A MISSILE INSTRUMENTATION ENCODER

Vorne Industries. 2000B Series Buffered Display Users Manual Industrial Drive Itasca, IL (630) Telefax (630)

Lab 1 Introduction to the Software Development Environment and Signal Sampling

Time-stamping computer events to report.1-msec accuracy of events in the Micro Experimental Laboratory

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

A CRT graphics system for experimental research

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

Monitor and Display Adapters UNIT 4

Viewing Serial Data on the Keysight Oscilloscopes

110 MHz 256-Word Color Palette 15-, 16-, and 24-Bit True Color Power-Down RAMDAC

EN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014

Computer Graphics. Raster Scan Display System, Rasterization, Refresh Rate, Video Basics and Scan Conversion

WaveDriver 20 Potentiostat/Galvanostat System

INC 253 Digital and electronics laboratory I

Micro-DCI 53ML5100 Manual Loader

EECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline

Using the Siemens S65 Display

MICROLINK 304x A-D Converter User Manual

O P E R A T I O N M A N U A L. RF-Reader. Stand-alone-Reader Leser 2plus with RS-232 interface

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

Stimulus presentation using Matlab and Visage

Experiment: FPGA Design with Verilog (Part 4)

AE16 DIGITAL AUDIO WORKSTATIONS

GSK988T TURNING CENTER CNC SYSTEM

R Fig. 5 photograph of the image reorganization circuitry. Circuit diagram of output sampling stage.

B. The specified product shall be manufactured by a firm whose quality system is in compliance with the I.S./ISO 9001/EN 29001, QUALITY SYSTEM.

A microcomputer system for color video picture processing

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Acquisition Control System Design Requirement Document

EECS 140 Laboratory Exercise 7 PLD Programming

Lab #6: Combinational Circuits Design

Swept-tuned spectrum analyzer. Gianfranco Miele, Ph.D

DT9834 Series High-Performance Multifunction USB Data Acquisition Modules

SHENZHEN H&Y TECHNOLOGY CO., LTD

S op o e p C on o t n rol o s L arni n n i g n g O bj b e j ctiv i e v s

Logic Analysis Basics

EDA385 Bomberman. Fredrik Ahlberg Adam Johansson Magnus Hultin

Computer Graphics: Overview of Graphics Systems

Logic Analysis Basics

The PK Antenna Analyzer

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

RICHLAND COLLEGE School of Engineering Business & Technology Rev. 0 W. Slonecker Rev. 1 (8/26/2012) J. Bradbury

Press Publications CMC-99 CMC-141

Registers and Counters

Data Pattern Generator DG2020A Data Sheet

Transcription:

Behavior Research Methods&Instrumentation 1981, Vol. 13 (1), 46 50 COMPUTER TECHNOLOGY A vector graphic CRT display system U. AREND. H. -J. KUNZ, and J. WANDMACHER Institut fuer Psychologie der Technischen Hochschule Darmstadt, Darmstadt D-6100, West Germany A vector graphic CRT display system for research in visual information processing is described. The vector graphic processor includes a 4K-byte display memory. The processor communicates with the controlling computer via a serial channel. The system is capable of exposure durations below 1 msec, and it allows on-line generation and modification of display files during an experiment. Brightness can be controlled separately for each vector of a picture. A graphic display editor in FORTRAN IV for interactive editing and debugging of display files has been developed. The purpose of this paper is to describe a vector graphic CRT display system that is suitable for research on visual information processing and for computer graphics applications. The system can be implemented on any computer that supports a standard serial interface. Our CRT display system was designed to meet the following requirements: (1) a minimum display time below 1 msec, (2) presentation of several pictures in rapid succession (e.g., for visual masking or apparent movement), (3) flexible brightness control within a picture, (4) on-line generation and modification of display files during an experiment, and (5) achievement of flicker-free display of at least 2,000 vectors with a fast-decaying phosphor. In addition, the display system should impose only moderate demands on the working memory of the controlling computer, and the display processor should communicate with the computer via a standard serial interface. In designing a CRT display system (Giloi, 1978), a choice can be made between the line-scanning and the random-access modes (Green & Shwartz, 1978). In the first mode, each of the 256 by 256 or 512 by 512 or 1,024 by 1,024 display points must be scanned line sequentially, so that scanning all display points will take 20 msec or longer with a refresh rate of 50 Hz. This defines the minimum display time, which may be too long for some applications that are critical in time. Moreover, flexible brightness control would impose considerable demands on the working memory. Within the random-access mode, the point-plotting mode and the vector mode can be distinguished (prince, 1971). In the point-plotting mode, a picture is made up of points, and only these points need to be scanned during display. In the vector mode, a picture is made up of isolated and/or concatenated vectors, and only the start/end coordinates and brightness information of each vector are required for display. The main disadvantage of the point-plotting mode is the requirement of one memory cell for each point of a picture, which calls for a large working memory. Furthermore, complex pictures require very fast digital-toanalog converters, which are quite expensive. With slower digital-to-analog converters, the number of points of a complex picture may be too large for very brief exposure durations. Isolated points can also be generated in the vector mode. However, analog vector generation in the vector mode requires more memory than analog point generation in the point-plotting mode, and maintaining a constant brightness level with varying vector lengths is more difficult in the vector mode than in the point-plotting mode. We have chosen the vector mode because the demands on the working memory are considerably reduced, briefer exposure durations can be achieved, and the hardware of a vector graphic processor is less expensive than that of a point-plotting processor having the same efficiency. DESCRIPTION OF THE DISPLAYSYSTEM Hardware The display system consists of the vector graphic processor, a serial interface for communication with the controlling computer, and an X y display. Figure 1 shows the vector graphic processor, which is the essential hardware design. The processor occupies one digital and one analog board in double European Board Card (EBC) format. The data (i.e., commands, addresses, and vector coordinates) are transmitted via the line receiver and are converted from serial to parallel code by a universal asynchronous receiver and transmitter (DART). The data are sent via a buffer first to the command decoder and then to the address counter and the display memory. Loading of the display memory can occur while contents of other areas are displayed. The data are sent from the output buffer as coordinates to the X- and Y-axis slew circuits, as jump addresses to the address counter (read), or as brightness information to Copyright 1981 Psychonomic Society, Inc. 46 0005-7878/81/010046-05$00.75/0

CRT DISPLAY SYSTEM 47 in x-axis Slew Circuit x- 8 8i Output 4 kbyte (l6kbyte) Buffer RAM Memory y- Axis Slew Circuit y- 4 Bit Control Logic Input Control Logic Output Timing Control Intensity I----{. Control Axis of Os«111oscope Figure 1. Components of the vector graphic processor. Digital to Analog converter Analog Switch Sample & Hold Differential Amplifier Analog Switches Integrator MSB Ioutl (CI) (C2) LSB DAC Sl S & H Xe 6-2xe- S3 (e1) J x- out S2 Figure 2. X- and Y axis slew circuits. the intensity-control unit. The control logic (output) supervises the blanking/unblanking of the screen. The X- and Yaxis slew circuits (Garcia, 1976) are outlined in Figure 2. The generation of a vector takes two cycles. In the first cycle (CI), the 8-bit digitalto-analog converted start coordinates X, and Y s are stored via the analog switch SI in a sample-and-hold circuit. Switch 82 sets an integrator to its initial value. In the second cycle (C2), the digital-to-analog converted end coordinates X, and Y, are transferred to a differential amplifier. The difference between the voltages corresponding to the start and end coordinates is sent

48 AREND, KUNZ, AND WANDMACHER via Switch S3 to the integrator, which integrates the voltage between the initial value and the end value of the coordinates. Data Structure The display data are stored in the display memory. A picture consists of points and/or vectors. A vector is' defined by its start and end coordinates. Separation of two vectors (i.e., nonidentity of the first vector's end coordinates and the second vector's start coordinates) is indicated by a vector separation identifier. If two vectors are concatenated, then only the end coordinates of the second vector are required (Figure 3). A set of separated or concatenated vectors can be organized into a block. A block ends with a block-end identifier, followed by a chaining address. The chaining address causes an absolute jump to the beginning of either the same or a different block. The chaining address includes the brightness information of the addressed block (Figure 4). Sixteen brightness values either in linear or in logarithmic scaling can be selected. Flicker-free presentation of a picture requires that the picture be refreshed at least 40 times/sec. Therefore, one Addres. 0 Dbplay Memory 1.1 A5 ~ A2 - A4 Block 1 A2 Block 5 (Deactivated) Block 2 Block 4 AS A3 Display Memory Ys Xel Vel Xe2 Cell i+l i+2 i+3 i+4 (Xel.Yel) (Xe2,Ye2) -:': (, Ys) L.,. A3 4095 Block 3 Al A4 Ye2 Separat. rd. i+5 i+6 Figure 5. Representation of a graphic picture. Activated (displayed) are Blocks 1, 2, 3, and 4. Block 5 is deactivated. Figure 3. Representation of a concatenated vector in the display memory. Display Memory Vector 1 Vector 2 : Vector n Illock Separat. Identifier rnten. ityj C~ai~i~g_ Address Vector Groups Figure 4. Block structure. or more blocks must be chained into a sequence, so that the jump address of the last block points to the first block for refreshing (Encarnacao, 1975). This cyclic chaining, which yields a ring structure, represents a graphic picture (Figure 5). Several graphic pictures can be stored in the display memory, but only one of them can be activated (displayed) by a control command from the computer at a given time. During the display of a picture, other pictures can be loaded into free areas of the display memory, or single vectors, brightness information, and jump addresses of already loaded pictures may be overwritten. Figure 6 shows a graphic picture displayed on the screen. Specifications of the Display System Communication between computer and vector graphic processor is by a serial channel (RS 232 C). The transfer rate is switch selectable from 19.2 to 153.6 kbaud. Transfer time per vector is 325 rnicrosec. Display memo ory is 4K bytes and is easily expandable to 16K bytes. Capacity of the display memory (4K bytes) is 2,000 vectors or 600 blocks consisting of one vector each

CRT DISPLAYSYSTEM 49 Figure 6. Display of a graphic picture on the screen. (16K bytes: 2,400 blocks). Resolution is 254 by 254 lines (8 bits).' Refresh rate is 40 Hz for 2,000 to 3,500 vectors, depending on the slewrate for one vector. A picture consisting of 10 vectors is displayed once in 100 microsec. Generation time for one vector is 4 microsec (adjustable between 3 and 10 microsec). Generation time is independent of vector length. Minimum exposure duration under computer control is 200 microsec. Repeat reliability for points and vectors is total. Barrel distortion is less than or equal to one-half of the least significant bit (LSB) (i.e., ~.5 mm for total picture). Error in parallelism of lines is less than or equal to.5 LSB. Analog X-V voltage is between +1.2 V and --1.2 V (adjustable up to ±2.5 V). Z-axis voltage is adjustable between.5 V and 5 V (TTL). Brightness levels range from dark to maximum intensity of the display. Alphanumeric characters are software generated by DISPED (see below); hardware generation is not possible. Labor costs include material costs below $500 and about 30 working hours for mounting and testing the three print boards. Print boards are planned for 1981. X-V display is accomplished via a dual channel oscilloscope with Z-axisinput and bandwidth of greater than or equal to 20 MHz. We use a Hewlett-Packard X-V display (Model 1300 A) with P31 phosphor. Implementation is via a PDP-8/e with 32K words of working memory, dual floppy-disk drives, and a LAB 8/E package consisting of a programmable clock, digital input/output, and analog input? Software Support A graphic editor (DISPED) has been written in FORTRAN IV. DISPED allows interactive editing of display files so that me manipulations can be monitored on the X-Y display. A display me consists of blocks with chaining addresses and brightness parameters. With DISPED, the user can perform the following operations: (1) manipulations of the display-file pointer position (absolute and relative, across vectors and blocks); (2) deletion, insertion, replacement, and appending of blocks, vectors, single points, single words, or alphanumeric strings in the display me; (3) generation of alphanumeric strings and selection of character size and of the first character's position; (4) translation, scaling, and rotation of display-file contents and copying within the display file; (5) fade in/out of X- and Y-axes or of a grid on the screen; (6) request for status information about display-file pointer position, display-file length and contents of selected display-file positions; (7) insertion of chaining addresses and of brightness parameters; (8) input and output of edited display files to and from disk; (9) naming a display file; (10) printing a display file on a line printer; (11) loading of display files into the display memory and activation of a graphic picture on the X-Y display; (12) selective manipulation of display memory contents, brightness parameters, and chaining addresses: and (13) command string operations. Each command of DISPED consists of two characters. If the editor of DISPED is ready for a new command, an asterisk is written on the console terminal. Table 1 illustrates the generation of a display file corresponding to a square, which is then transformed (scaled) into a rectangle. The generated display file is written on the disk as SQUARE.DA. The basic commands of DISPED are quite easy to learn because the more complicated operations such as management of chaining addresses can also be performed automatically by DISPED. In addition, DISPED includes a HELP subroutine that gives the user information about each command. DISPED is running under the operating system OS8 V3-D. DISPED can be used with any other computer system with a FORTRAN IV compiler that provides for dynamic file handling." The only software component that is specific to the controlling computer system is the device handler for data transfer between the computer and the display processor via the standard serial interface. This device handler can be generated by modification of the Teletype handler. DISPED requires one floppy or hard disk with at least 75K-byte capacity for the background storage. The various DISPED subroutines are organized into several overlays that occupy about 24K words of the working memory. The maximum length of a display file is 2,000 X-Vcoordinates, which can be increased according to the working memory of the computer. For control of the experiment, FORTRAN II is used as a programming language. Several subroutines in FORTRAN II are available for time-controlled picture presentation and for the selective overwriting of display memory contents during an experiment. For example,

50 AREND, KUNZ, AND WANDMACHER Table 1 Generation of a Display File Corresponding to a Square With DISPED -,--R DISPED ~ED!...AV 50,50 50,-50-50,-50-50,50 50,50,#!...IA 2000,14 Command *MS *SC SCALING AREA 0<'=X<=5.1 SCALING AREA 0<'=Y<=5.1 ENTER XSCFAC, YSCFAC: 2.,1. *WF ENTER FILE-NAME: SQUARE.DA *EE &GB Comment Call DISPED Call editor of DISPED Append vector to display file Starting point X-V pairs in absolute coordinates (Point 0,0 is center of screen) End point, end of vector (#) Insert chaining address (2000) and intensity parameter (14) Move pointer to start of display file Scale Range of scaling factors Transformation into a rectangle (horizontal extent = 200, vertical extent = 100) Write display file on disk File name: SQUARE.DA End editor Go back to monitor Back in monitor Note-The characters written by the monitor or by DISPED are underlined. time-controlled exposure is achieved by the following statement: CALL SDPT (ADDR, CLKFR, CLKNO). According to this statement, the picture with the start address ADDR in the display memory will be activated for the duration CLKNO X CLKFR, and CLKFR can be set equal to 10 msec, 1 msec, or 100 microsec. CONCLUDING REMARKS Two problems occur with our display system. First, dynamic generation and loading of display files during an experiment requires a fast central processor and a high transfer rate from the computer to the graphic controller. For example, smooth apparent movement can be achieved with a sequence of at least 24 pictures/sec. Thus the display time of each picture must not exceed 42 msec. If the display memory is loaded with the succeeding picture during this time, then the complexity of the picture must not exceed 130 vectors with a transfer rate of 153.6 kbaud. Second, the brightness of a vector decreases with its length and with the total number of vectors in the picture. However, bright. ness can be held constant, first, by decomposing each vector into unit-length segments, second, by varying the brightness parameters, third, by different vector scanning rates, and fourth, by introducing invisible dummy vectors that equalize the number of vectors over different displays. Considering the fact that the material costs are below $500, one. can conclude that the vector graphic processor is relatively inexpensive. The display system is also very versatile and, therefore, suitable for various experimental applications. The graphic display editor DISPED makes plentiful provisions for display-me generation and debugging. By using DISPED and the FORTRAN II subroutines for display, timing, and response acquisition (Arend & Wandmacher, Note 1), the programming of a new experiment can be done within a few hours. REFERENCE NOTE 1. Arend, U., & Wand macher, J. Laboratory subroutines in FORTRAN II for LAB 8/E of PDP-8/e. Manuscript in preparation, 1981. REFERENCES ENCARNACAO, J. L. Computer-graphics. Munich: Oldenbourg, 1975. GARCIA, S. Make your next peripheral-a real eye opener. Byte, 1976,15,78-89; 120-121. GILOI, W. K. Interactive computer graphics. Englewood Cliffs: N.J: Prentice-Hall, 1978. GREEN, B. F., & SHWARTZ, S. P. Comparative evaluation of computer-based tachistoscopes. Behavior Research Methods & Instrumentation, 1978,10,789-795. PRINCE, M. D. Interactive graphics for computer-aided design. London: Addison-Wesley, 1971. NOTES 1. A 10-bit resolution would require serious changes of the control logic. 2. We are preparing the implementation on a newly acquired DEC PDP-ll/23 system. 3. In the case of OS8, the corresponding subroutine for dynamic me handling is the subroutine USR from DECUS. (Accepted for publication January 28, 1981.)