Do the following: a. (12 points) Draw a block diagram of your circuit design, showing and labeling all essential components and connections.

Similar documents
EECS145M 2000 Midterm #1 Page 1 Derenzo

successive approximation register (SAR) Q digital estimate

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN

Experiment 9 Analog/Digital Conversion

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing.

Converters: Analogue to Digital

Analog Input & Output

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

ECE 4510/5530 Microcontroller Applications Week 3 Lab 3

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

Point System (for instructor and TA use only)

Logic Devices for Interfacing, The 8085 MPU Lecture 4

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Fig. 1. The Front Panel (Graphical User Interface)

TV Character Generator

Laboratory 4. Figure 1: Serdes Transceiver

Figure 1 shows a simple implementation of a clock switch, using an AND-OR type multiplexer logic.

ASYNCHRONOUS COUNTER CIRCUITS

CS 254 DIGITAL LOGIC DESIGN. Universal Asynchronous Receiver/Transmitter

Midterm Exam 15 points total. March 28, 2011

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

Basic LabVIEW Programming Amit J Nimunkar, Sara Karle, Michele Lorenz, Emily Maslonkowski

CprE 281: Digital Logic

A dedicated data acquisition system for ion velocity measurements of laser produced plasmas

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008

Introduction to Embedded Microcomputer Systems Lecture Discrete digital signal. Continuous analog signal

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels

LABORATORY 14: ANALOG TO DIGITAL CONVERSION USING ADC0809

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

VU Mobile Powered by S NO Group

IT T35 Digital system desigm y - ii /s - iii

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Chapter 9 Introduction to Sequential Logic

Review of digital electronics. Storage units Sequential circuits Counters Shifters

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

NI-DAQmx Device Considerations

EECS150 - Digital Design Lecture 10 - Interfacing. Recap and Topics

DT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:

82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

MBI5152 Application Note

Digital Circuits I and II Nov. 17, 1999

CprE 281: Digital Logic

Features of the 745T-20C: Applications of the 745T-20C: Model 745T-20C 20 Channel Digital Delay Generator

DO NOT COPY DO NOT COPY

EECS 140 Laboratory Exercise 7 PLD Programming

A MISSILE INSTRUMENTATION ENCODER

ELE2120 Digital Circuits and Systems. Tutorial Note 8

EXPERIMENT #6 DIGITAL BASICS

TSIU03: Lab 3 - VGA. Petter Källström, Mario Garrido. September 10, 2018

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

Administrative issues. Sequential logic

TV Synchronism Generation with PIC Microcontroller

-SQA-SCOTTISH QUALIFICATIONS AUTHORITY HIGHER NATIONAL UNIT SPECIFICATION GENERAL INFORMATION

Flip-Flops A) Synchronization: Clocks and Latches B) Two Stage Latch C) Memory Requires Feedback D) Simple Flip-Flop Gate

Chapter 4. Logic Design

Sources of Error in Time Interval Measurements

Digital Systems Laboratory 1 IE5 / WS 2001

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

EECS 270 Midterm Exam Spring 2011

GFT Channel Digital Delay Generator

Advanced Digital Logic Design EECS 303

Analogue output module DAO 081

More Digital Circuits

CPS311 Lecture: Sequential Circuits

Logic Analyzer Triggering Techniques to Capture Elusive Problems

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Sequential Elements con t Synchronous Digital Systems

CHAPTER 11 LATCHES AND FLIP-FLOPS

12/31/2010. Overview. 12-Latches and Flip Flops Text: Unit 11. Sequential Circuits. Sequential Circuits. Feedback. Feedback

DIGITAL ELECTRONICS MCQs

Logic Design. Flip Flops, Registers and Counters

"With the advent of soundcards and digital sound, the speaker has become the poor relation"

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

Scans and encodes up to a 64-key keyboard. DB 1 DB 2 DB 3 DB 4 DB 5 DB 6 DB 7 V SS. display information.

A 400MHz Direct Digital Synthesizer with the AD9912

MSCI 222C Class Readings Schedule. MSCI 222C - Electronics 11/27/18. Copyright 2018 C.P.Rubenstein Class Seating Chart Mondays

SigPlay User s Guide

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

EE 367 Lab Part 1: Sequential Logic

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

16 Stage Bi-Directional LED Sequencer

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science

EECS150 - Digital Design Lecture 15 Finite State Machines. Announcements

1 Watt, MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.40 x 0.387

D Latch (Transparent Latch)

Digital Fundamentals: A Systems Approach

DT9834 Series High-Performance Multifunction USB Data Acquisition Modules

MT8814AP. ISO-CMOS 8 x 12 Analog Switch Array. Features. -40 to 85 C. Description. Applications

Decade Counters Mod-5 counter: Decade Counter:

Exercise 2: D-Type Flip-Flop

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

AC : DIGITAL DESIGN MEETS DSP

RedLab-1616HS-BNC User's Guide

Transcription:

UNIVERSITY OF CALIFORNIA College of Engineering Electrical Engineering and Computer Sciences Department EECS 145M: Microcomputer Interfacing Laboratory Spring Midterm #1 (Closed book- calculators OK) Wednesday, February 21, 1996 PROBLEM 1 (25 points) You have just tested an 8-bit D/A circuit by making measurements of its output glitches. Your measurements show that after all possible changes in input bit patterns at time t, the output glitch begins no earlier than t + 10 ns and is essentially gone after t + 30 ns. The output ranges from V 1 = 0 volts to V 255 = 2.55 volts. You decide to design and build a circuit that does the following: Uses the D/A converter, but suppresses output glitches by sensing changes in the input and using a sample and hold amplifier. Has accurate conversion at 0 Hz. You have available the following components: 1 A digital circuit that has 8 inputs and one output (normally low). If the input bits change at time t, the output goes high from (t + 5 ns) to (t + 5 ns + t d ). You can choose the value of t d. 2 A sample-and-hold amplifier with an analog input, and analog output, and a digital control line. When the control line is low, the analog output V 0 (t) is equal to the analog input V 1 (t). When the control line is made high at time t h, the analog output is initially held at V 1 (t h ), but with an output droop of 100 mv per second. Do the following: a. (12 points) Draw a block diagram of your circuit design, showing and labeling all essential components and connections. EECS145M 1996 Midterm #1 Page 1 Derenzo

PROBLEM 1 (continued) b. (13 points) Briefly describe the operation of your circuit after a change in input. PROBLEM 2 (50 points) You are to design a system able to meet the following considerations: 1 Measures the frequency f of a sinewave V(t) = V 0 sin(2πft) 2 Makes a new measurement every second (Hint: Use the event timing measurement technique of Lab Exercise 2) You are provided with the following components: 1 A computer with C compiler, similar to the one used in the 145M lab. Inportb and outportb commands each take 1 µs- assume that all other C program commands are essentially instantaneous. 2 A counter/timer circuit at port address 1, containing a single 32-bit counter/timer is set to take its input from a 1 MHz clock. All four bytes in the counter can be set to zero using the program command outportb(1,0); The four bytes i1 (least significant byte) to i4 (most significant byte) can be latched and read using the following program commands: outportb(1,1); i1 = inportb(1); i2 = inportb(1); i3 = inportb(1); i4 = inportb(1); 3 An 8-bit parallel input port (similar to the one used in Lab 3) at port address 2. It is set to operate in transparent mode so that the byte value b on the external lines can be read at any time using the program command: b = inportb(2); 4 An analog comparator (two analog inputs, one digital output) EECS145M 1996 Midterm #1 Page 2 Derenzo

PROBLEM 2 (continued) Do the following: a. (12 points) Draw a block diagram of your system, showing and labeling all essential components and connections. b. (14 points) List the steps in the operation of your system during a 1s measurement period. Include both hardware events and program code as needed. ( Legal C code not required- just describe what each program command needs to do.) EECS145M 1996 Midterm #1 Page 3 Derenzo

PROBLEM 2 (continued) c. (8 points) Draw a timing diagram for the important signals. d. (8 points) What are the minimum and maximum frequencies that your system can measure? (Show work) e. (8 points) At the minimum and maximum frequencies, what are the uncertainties in the measurements? (Hint: You do not need to use the formal error propagation formula, just consider the range of measured values for a fixed input frequency) EECS145M 1996 Midterm #1 Page 4 Derenzo

PROBLEM 3 (25 points) Interface an analog data conversion circuit (Figure 1) to the digital input port of a microcomputer (similar to the one you used in Lab Exercise 3). The analog data conversion circuit has the following features: S/H input A/D conversion is started with a low-to-high edge A/D conversion complete is signaled with a high-to-low edge (and reset to high with the next A/D start conversion edge) HI = Hold, LO = Sample Analog input S/H A/D Convert Conversion complete Data Figure 1 Analog data conversion circuit, using a sample and hold amplifier and an A/D converter. The digital input port has the following features: When BI HOLD is high, the input registers are equal to the input lines. When BI HOLD is low, the input registers are held constant, regardless of input. An output line BI CTS can be set high or low by program control A status register BI STROBE can be set high or low by an external circuit and its logic state read by the program a. (12 points) Draw a block diagram of your circuit design, showing and labeling all essential components and connections. EECS145M 1996 Midterm #1 Page 5 Derenzo

PROBLEM 3 (continued) b. (13 points) Assuming that the program initiates analog data acquisition, describe the sequence of steps that occur, including handshaking. EECS145M 1996 Midterm #1 Page 6 Derenzo