EET 1131 Lab #12 - Page 1 Revised 8/10/2018

Similar documents
EET 1131 Lab #10 Latches and Flip-Flops

CSE 352 Laboratory Assignment 3

Laboratory 8. Digital Circuits - Counter and LED Display

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

Computer Organization & Architecture Lecture #5

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

Table of Contents Introduction

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18)

Exercise 2: D-Type Flip-Flop

Experiment # 4 Counters and Logic Analyzer

Chapter 7 Counters and Registers

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8

LABORATORY # 1 LAB MANUAL. Digital Signals

Universal Asynchronous Receiver- Transmitter (UART)

Lab #11: Register Files

Lab 2: Hardware/Software Co-design with the Wimp51

ECE 270 Lab Verification / Evaluation Form. Experiment 8

PHYS 3322 Modern Laboratory Methods I Digital Devices

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

successive approximation register (SAR) Q digital estimate

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

Experiment 13 Sampling and reconstruction

Laboratory Exercise 7

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Laboratory Exercise 4

Mission. Lab Project B

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing.

Physics 323. Experiment # 10 - Digital Circuits

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

BME 3512 Biomedical Laboratory Equipment List

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

Logic Design II (17.342) Spring Lecture Outline

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Assignment 2b. ASSIGNMENT 2b. due at the start of class, Wednesday Sept 25.

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

ECE Lab 5. MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output

Lab #10: Building Output Ports with the 6811

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Laboratory Exercise 7

Programmable Logic Design Techniques II

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

IT T35 Digital system desigm y - ii /s - iii

Digital Circuits I and II Nov. 17, 1999

Altera s Max+plus II Tutorial

Chapter 4: One-Shots, Counters, and Clocks

Lab 13: FPGA Circuit Realization Ian Callahan

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Catch or Die! Julia A. and Andrew C. ECE 150 Cooper Union Spring 2010

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)

California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7

Lecture 14: Computer Peripherals

Physics 120 Lab 10 (2018): Flip-flops and Registers

PB-507. Advanced Analog & Digital Electronic Design Workstation Instruction Manual. Revision: 2/2014

Chapter 4. Logic Design

Laboratory Sequential Circuits

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

Solar Power for Small Hall

Programmable Logic Design I

Computer Systems Architecture

COMP2611: Computer Organization Building Sequential Logics with Logisim

Laboratory Sequence Circuits

CHAPTER 4 RESULTS & DISCUSSION

Lab #11: Register Files

Lecture 10: Programmable Logic

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus. Part I

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Counter dan Register

Counters

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017

DRAFT Microprocessors B Lab 3 Spring PIC24 Inter-Integrated Circuit (I 2 C)

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

VU Mobile Powered by S NO Group

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

W0EB/W2CTX DSP Audio Filter Operating Manual V1.12

TV Synchronism Generation with PIC Microcontroller

Logic Design Viva Question Bank Compiled By Channveer Patil

Contents Circuits... 1

Serial In/Serial Left/Serial Out Operation

Assignment 3: 68HC11 Beep Lab

Digital 1 Final Project Sequential Digital System - Slot Machine

University of Illinois at Urbana-Champaign

CprE 281: Digital Logic

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

Checkpoint 2 Video Interface

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

LSN 12 Shift Registers

ET398 LAB 4. Concurrent Statements, Selection and Process

EXPERIMENT 8 Medium Scale Integration (MSI) Logic Circuits

The Micropython Microcontroller

Digital Design Lab EEN 315 Section H. Project #2 Add & Shift Multiplier. Group #6 Sam Drazin (Partner: Brian Grahn) Lucas Blanck, TA

Experiment 8 Introduction to Latches and Flip-Flops and registers

Ryerson University Department of Electrical and Computer Engineering COE/BME 328 Digital Systems

Transcription:

Name EET 1131 Lab #12 Shift Registers Equipment and Components Safety glasses ETS-7000 Digital-Analog Training System Integrated Circuits: 74164, 74195 Quartus II software and Altera DE2-115 board Shift Registers 1. The glossary on pages 667-668 of your textbook defines the word shift register. Copy this sentence below and make sure you understand what it means. A shift register is 2. Using Texas Instruments website (http://www.ti.com), find the datasheets for the following chips: 74164 74165 74194 74195 (You probably won t find this one at www.ti.com,but I ve uploaded a copy to the course website.) According to the headings in the upper right-hand corners of the datasheets, what are the functions of these chips? 74164 74165 74194 74195 (You probably won t find this one at www.ti.com, but I ve uploaded a copy to the course website.) EET 1131 Lab #12 - Page 1 Revised 8/10/2018

74164 Shift Register as a Time Delay 1. In the space below, and using a straight edge, copy the 74164 s pin diagram and logic symbol from Texas Instruments datasheet. Be sure to include each pin s name and number. Also be sure to include any markings that indicate active-low inputs or outputs. 74164 pin diagram 74164 logic symbol 2. Use the 74164 s logic symbol to answer the following questions: How many input pins does a 74164 have? All of the 74164 s inputs are active-high. All of the 74164 s inputs are active-low. Some of the 74164 s inputs are active-high, and some are active-low. How many output pins does a 74164 have? All of the 74164 s outputs are active-high. All of the 74164 s outputs are active-low. Some of the 74164 s outputs are active-high, and some are active-low. 3. Compare your logic symbol above to the textbook s logic symbol in Figure 13-10(a). Notice that the book s symbol uses different names for most of the pins. In the book s symbol, what is the name for the pin that you named Q A? In the book s symbol, what is the name for the pin that you named Q H? In the book s symbol, what is the name for the pin that you named A? EET 1131 Lab #12 - Page 2 Revised 8/10/2018

Shift registers can be used to introduce a time delay into a digital circuit. The amount of delay time will depend on the number of bits in the shift register and the frequency of its clock signal. For example, suppose an 8-bit shift register is clocked at a frequency of 2 Hz. What is the clock s period? If you send a signal into one end of this 8-bit shift register and then shift it through the register, how much time will pass between the signal s entry into the register and its exit from the register? Let s use a 74164 chip to demonstrate this application. Wire a 74164 chip on the breadboard as follows: Connect its A input to the non-inverted terminal of one of the trainer s pulse switches. Connect the chip s Q H output (the rightmost output bit) to an LED. Set the trainer s frequency to about 2 Hz, and then connect the trainer s TTL MODE terminal to the 74164 s CLK input. We won t use the 74164 s other inputs, but as you know, you should never leave input pins floating. So, based on your understanding of what these pins do and whether they are active- HIGH or active-low, tie each one either HIGH or LOW. 4. When your circuit is built, press the pulse switch, hold it down for about 0.5 seconds, and then release it. The LED should blink on and off after the time delay that you predicted above. 5. Now use the oscilloscope to display the 74164 s A input on Channel 1 and its Q H output on Channel 2. Adjust the oscilloscope SECONDS/DIVISION setting until you can see both the input pulse on Channel 1 and the output pulse on Channel 2. Then press the oscilloscope s RUN/STOP button to freeze the display, and use the oscilloscope s cursors to measure the time delay between the rising edges of the input and output pulses. Adjust the trainer s frequency until this time delay is between 3.75 and 4.25 seconds. Get a printout of the screen, including your time delay measurement. Label it Shift Register Time Delay, and turn it in with this lab. 6. When your circuit works correctly, ask me to check it. Safety glasses? Circuit works? DIPs inserted correctly? Using power/ground busses? Wire colors? Wire lengths? Wire ends trimmed? DIPs accessible? EET 1131 Lab #12 - Page 3 Revised 8/10/2018

74195 Shift Register as a Ring Shift Counter 1. In the space below, and using a straight edge, copy the 74195 s pin diagram and logic symbol from Texas Instruments datasheet. (You probably won t find this chip s datasheet on www.ti.com, but I ve uploaded a copy to the course website.) Be sure to include each pin s name and number. Also be sure to include any markings that indicate active-low inputs or outputs. 74195 pin diagram 74195 logic symbol 2. Use the 74195 s logic symbol to answer the following questions: How many input pins does a 74195 have? All of the 74195 s inputs are active-high. All of the 74195 s inputs are active-low. Some of the 74195 s inputs are active-high, and some are active-low. How many output pins does a 74195 have? All of the 74195 s outputs are active-high. All of the 74195 s outputs are active-low. Some of the 74195 s outputs are active-high, and some are active-low. EET 1131 Lab #12 - Page 4 Revised 8/10/2018

Recall from lecture or from the textbook how a ring shift counter behaves. The diagram below shows how to connect a 74195 as a ring shift counter. 3. Create a new Quartus II project named Lab12ShiftCounter. Then create a bdf file that contains a 74195 with the connections shown in this diagram. (Quartus II s names for the 74195 s inputs and outputs do not exactly match the names used in the diagram above. But you should be able to figure out which pins are which.) Also: Connect Quartus output pins to the 74195 s pins named Q A, Q B, Q C, and Q D above, and give these pins appropriate names. Connect appropriately named Quartus input pins to the 74195 s pins named SH / LD and CLR above. To the 74195 s pin named CLK, connect a Quartus input followed by a chain of frequency dividers, as you have done in previous labs when you wanted to reduce the Cyclone chip s 50 MHz clock input down to a frequency of about 3 Hz. 4. Perform analysis and synthesis, and then assign pin numbers as follows: Connect your circuit s CLR input to the DE2-115 board s push button named KEY0. Connect your circuit s SH / LD input to the DE2-115 board s push button named KEY1. Connect your circuit s CLK input to the Cyclone chip s 50 MHz clock source, as in previous labs. Connect your circuit s output pins to four of the DE2-115 board s LEDs. 5. Compile your design and download it to the Cyclone chip. 6. When your circuit is built, press and release the DE2-115 s push button named KEY0 to clear out the shift register. Next, press KEY1 to load a single 1 into the shift register, and then release the push button. The LEDs should show that the 74195 is behaving like a ring shift counter. 7. When your circuit works correctly, ask me to check it. 8. Next, modify your chain of frequency dividers to increase the clock s frequency from about 3 Hz to about 3 khz. Use the oscilloscope to display the 74195 s four output waveforms, arranged in order on the screen from top to bottom. Adjust the oscilloscope s SEC/DIV control to fit two or three cycles of each waveform on the screen. Use the oscilloscope s Measure button to display Channel 1 s frequency, period, and pulse width. 9. Ask me to check your circuit. EET 1131 Lab #12 - Page 5 Revised 8/10/2018

10. Get a printout of the screen, including your measurements, label it Ring Shift Counter, and turn it in with this lab. 11. Disconnect the oscilloscope and reduce the clock frequency back to about 3 Hz. 12. Back in Quartus II, expand the circuit from 4 bits to 8 bits by cascading a second 74195 to the original one. (You ll have to think about how to connect the two 74195s to each other.) 13. Assign any new pin numbers needed to display all eight of the ring shift counter s output bits, in order, on eight of the DE2-115 s LEDs. Then compile your design and download it to the Cyclone chip. 14. When your circuit works correctly, ask me to check it. 74195 Shift Register as a Johnson Shift Counter 1. Recall from lecture or from the textbook how a Johnson shift counter behaves. Back in Quartus II, modify the previous circuit to make it an 8-bit Johnson shift counter instead of an 8-bit ring shift counter. (The change required is very minor.) 2. When your circuit works correctly, ask me to check it. EET 1131 Lab #12 - Page 6 Revised 8/10/2018