Dr.Mohamed Elmahdy Winter 2015 Eng.Yasmin Mohamed. Problem Set 6. Analysis and Design of Clocked Sequential Circuits. Discussion: 7/11/ /11/2015

Similar documents
Sequential Logic Circuits

Lecture 11: Synchronous Sequential Logic

Digital Logic Design I

Chapter 5: Synchronous Sequential Logic

Chapter. Synchronous Sequential Circuits

ECE 301 Digital Electronics

ELCT201: DIGITAL LOGIC DESIGN

Synchronous Sequential Logic. Chapter 5


ECE 331 Digital System Design

ECE 301 Digital Electronics

Part II. Chapter2: Synchronous Sequential Logic

The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Sequential Design Basics

Synchronous Sequential Logic

Experiment # 12. Traffic Light Controller

B.Tech CSE Sem. 3 15CS202 DIGITAL SYSTEM DESIGN (Regulations 2015) UNIT -IV

Analysis of Clocked Sequential Circuits

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)

More design examples, state assignment and reduction. Page 1

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

MC9211 Computer Organization

Chapter 5 Sequential Circuits

RS flip-flop using NOR gate

LAB #4 SEQUENTIAL LOGIC CIRCUIT

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

Synchronous Sequential Logic

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

L5 Sequential Circuit Design

Combinational / Sequential Logic

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Engr354: Digital Logic Circuits

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

ECE 341. Lecture # 2

Chapter 5 Synchronous Sequential Logic

11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

RS flip-flop using NOR gate

Synchronous Sequential Logic

Registers & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

# "$ $ # %!"$!# &!'$("!)!"! $ # *!"! $ '!!$ #!!)! $ "# ' "

Registers and Counters

ECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis

Latches, Flip-Flops, and Registers. Dr. Ouiem Bchir

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

ELCT201: DIGITAL LOGIC DESIGN

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited

Chapter 5 Synchronous Sequential Logic

Synchronous Sequential Logic

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

Digital Circuit And Logic Design I. Lecture 8

Digital Circuit And Logic Design I

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

LATCHES & FLIP-FLOP. Chapter 7

Problems with D-Latch

D Latch (Transparent Latch)

ELE2120 Digital Circuits and Systems. Tutorial Note 7

Other Flip-Flops. Lecture 27 1

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

Sequential Circuits: Latches & Flip-Flops

Synchronous Sequential Logic

Chapter 5 Sequential Circuits

Chapter 1: Switching Algebra Chapter 2: Logical Levels, Timing & Delays. Introduction to latches Chapter 9: Binary Arithmetic

Last time, we saw how latches can be used as memory in a circuit

WEEK 10. Sequential Circuits: Analysis and Design. Page 1

Sequential Logic and Clocked Circuits

ELCT201: DIGITAL LOGIC DESIGN

LAB 7. Latches & Flip Flops

Digital Logic Design ENEE x. Lecture 19

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Lecture 12. Amirali Baniasadi

ASYNCHRONOUS COUNTER CIRCUITS

Chapter 3 Unit Combinational

Chapter 3. Boolean Algebra and Digital Logic

ELE2120 Digital Circuits and Systems. Tutorial Note 8

CS T34-DIGITAL SYSTEM DESIGN Y2/S3

Registers and Counters

EET2411 DIGITAL ELECTRONICS

Logic Design. Flip Flops, Registers and Counters

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Course Administration

analysis with T flip-flops Follow the same procedure for JK flip-flops next state is determined by characteristic table or characteristic equation

Department of Computer Science and Engineering Question Bank- Even Semester:

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Chapter 6 Registers and Counters

Chapter 8 Sequential Circuits

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Chapter 11 State Machine Design

Chapter 5 Synchronous Sequential Logic

MODULE 3. Combinational & Sequential logic

INC 253 Digital and electronics laboratory I

FPGA Implementation of Sequential Logic

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

Transcription:

Dr. Elmahdy Winter 2015 Problem Set 6 Analysis and Design of Clocked Sequential Circuits Discussion: 7/11/2015 17/11/2015 *Exercise 6-1: (Problem 5.10) A sequential circuit has two JK flip-flops A and B, two inputs x and y, and one output z. The flip-flop input equations and circuit output equation are J a = Bx + B y J b = A x K a = B xy K b = A + xy z = Ax y + Bx y a) Draw the logic diagram of the circuit. b) Tabulate the state table and draw the state diagram. c) Derive the state equations for A and B. Exercise 6-2: (Problem 5.16) Design a sequential circuit with two D flip-flops A and B and one input x_in. a) When the x_in = 0, the state of the circuit remains the same. When x_in = 1, the circuit goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats. b) When the x_in = 0, the state of the circuit remains the same. When x_in = 1, the circuit goes through the state transitions from 00 to 11, to 01, to 10, back to 00, and repeats. Exercise 6-3: (Problem 5.18) Design a sequential circuit with two JK flip-flops A and B and two inputs E and F. If E = 0, the circuit remains in the same state regardless of the value of F. When E = 1 and F = 1, the circuit goes through the state transitions from 00 to 01, to 10, to 11, back to 00, and repeats. When E = 1 and F = 0, the circuit goes through the state transitions from 00 to 11, to 10, to 01, back to 00 and repeats. Exercise 6-4: (Problem 5.19) Page 1

Dr. Elmahdy Winter 2015 A sequential circuit has three flip-flops A, B and C; one input x_in; and one output y_out. The state diagram is shown in the figure below. The circuit is to be designed by treating the unused states as don t care conditions. Analyze the circuit obtained from the design to determine the effect of the unused states. a) Use D flip-flops in the design. b) *Use JK flip-flops in the design. Exercise 6-5: (Problem 5.29) Write a behavioral description of the state machine described by the state diagram shown in figure of exercise 4-4. Write a test bench and verify the functionality of the description. Page 2

Dr. Elmahdy Winter 2015 Exercise 6-6: (Problem 5.20) Design the sequential circuit specified by the state diagram of the figure below, using T flip-flops. Page 3

Dr. Elmahdy Winter 2015 *Exercise 6-7: (Problem 5.31) How should the code below be written so that the circuit has the same behavior when the assignments are made with = instead of <=? *Exercise 6-8 (5.8 in book ) Derive the state table and the state diagram of the sequential circuit shown in Fig. P 5.8. Explain the function that the circuit performs. (HDL see Problem 5.36.) Page 4

Dr. Elmahdy Winter 2015 Exercise 6-9 (5.11 in book ) For the circuit described by the state diagram of Fig.5.16, (a)* Determine the state transitions and output sequence that will be generated when an input sequence of 010110111011110 is applied to the circuit and it is initially in the state 00. (b) Find all of the equivalent states in Fig.5.16 and draw a simpler, but equivalent, state diagram. (c) Using D flip-flops, design the equivalent machine (including its logic diagram) described by the state diagram in (b). Page 5