North Shore Community College

Similar documents
TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Minnesota State College Southeast

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

Department of Computer Science and Engineering Question Bank- Even Semester:

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

[2 credit course- 3 hours per week]

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

AM AM AM AM PM PM PM

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

Subject : EE6301 DIGITAL LOGIC CIRCUITS

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

COE328 Course Outline. Fall 2007

TYPICAL QUESTIONS & ANSWERS

DIGITAL FUNDAMENTALS

ECE 263 Digital Systems, Fall 2015

WINTER 15 EXAMINATION Model Answer

Contents Circuits... 1

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Chapter 2. Digital Circuits

St. MARTIN S ENGINEERING COLLEGE

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

WINTER 14 EXAMINATION

VU Mobile Powered by S NO Group

DIGITAL ELECTRONICS MCQs

SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

PURBANCHAL UNIVERSITY

1. Convert the decimal number to binary, octal, and hexadecimal.

Computer Architecture and Organization

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Question Bank. Unit 1. Digital Principles, Digital Logic


Microprocessor Design

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

UNIVERSITI TEKNOLOGI MALAYSIA

Chapter 4. Logic Design

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

OFC & VLSI SIMULATION LAB MANUAL

Come and join us at WebLyceum

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

Digital Electronics Course Outline

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

Combinational vs Sequential

CHAPTER 4: Logic Circuits

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

MODULE 3. Combinational & Sequential logic

MC9211 Computer Organization

S.K.P. Engineering College, Tiruvannamalai UNIT I

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Principles of Computer Architecture. Appendix A: Digital Logic

Logic Design II (17.342) Spring Lecture Outline

PLTW Engineering Digital Electronics Course Outline

Lecture 12. Amirali Baniasadi

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

EE292: Fundamentals of ECE

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Combinational / Sequential Logic

RS flip-flop using NOR gate

Digital Circuits I and II Nov. 17, 1999

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Chapter 7 Counters and Registers

Logic Design. Flip Flops, Registers and Counters

Prepared By Verified By Approved By Mr M.Kumar Mrs R.Punithavathi Dr. V.Parthasarathy Asst. Professor / IT HOD / IT Principal

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

SEMESTER ONE EXAMINATIONS 2002

Chapter 3. Boolean Algebra and Digital Logic

Registers and Counters

Lesson No Lesson No

Department of Electrical Engineering University of Hail Ha il - Saudi Arabia


TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi

AIM: To study and verify the truth table of logic gates

CHAPTER1: Digital Logic Circuits

CHAPTER 4: Logic Circuits

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Transcription:

North Shore Community College Course Number: IEL217 Section: MAL Course Name: Digital Electronics 1 Semester: Credit: 4 Hours: Three hours of Lecture, Two hours Laboratory per week Thursdays 8:00am (See Schedule) Room: LE207 Lecture LE201 Lab Instructor: George H. Walsh Jr. Office: Lynn Campus LW228 Phone: 978-762-4000 Extension 6260 email: gwalsh@northshore.edu Office Hours: As posted, As needed and on-line Text: Digital Systems: Principles and Applications, 9/e,Tocci, Prentice Hall, 2004. ISBN: 0-13-111120-5 Optional Text for Lab Digital Electronics Lab Manual, Michelen, Prentice Hall ISBN: 0-13-087418-3 Lab Manual to accompany (Tocci), DeLoach, Prentice_Hall, 2001. ISBN: 0-13-089703-5 References: Hardware: Digital Electronics, 3/e, Kleitz, Prentice Hall Electronic Devices, Floyd, Prentice Hall Fundamentals of Digital Electronics, Dueck, West Digital Systems, Logic and Applications, Adamson, Delmar Laptop Computer Scientific Calculator Software: MultiSim 2001 Microsoft Office MathCad Supplemental Resources: Blackboard is to be incorporated as an integral part of the course delivery process. The new mail server is at nspinfo.com George H. Walsh Jr. Page 1 3/4/2004

Course Description: This course will prepare students in digital electronics with topics related to number systems and codes, logic functions, and Boolean algebra. IC building blocks are used in applications from logic circuits to flip-flops, counters, registers, and arithmetic circuits. Algebraic reduction and mapping are used to minimize Boolean expressions and combinational logic circuits. Computer simulation of digital circuits will be used to verify actual hardware setups. Procedures: There are three hours of lecture and two hours of laboratory per week. The student is introduced to topic material in the lecture followed by a demonstration pertaining to the topic as solved by the use of a computer and/ or by connecting components on a breadboard, for the purpose of testing and troubleshooting circuits. Course Rationale: This course will introduce the student to digital circuits and devices as used in the electronic, computer and telecommunications industries. The Verizon Next Step Program Telecommunications Technology Degree requires this course. Course Objectives. The following list of course goals will be addressed in the course. Students will use skills and knowledge gained from lectures, readings, demonstrations and exercises to perform tasks in preparation for employment in local industry. Those tasks directly relate to these goals. 1. Use the computer as an analytical tool. Know how to use computer simulation software to solve digital electronics problems, and save or print solutions and graphs. 2. Describe digital vs. analog, need for and benefits of digital, and be able to convert between number systems: decimal, binary, hexadecimal, octal. 3. Describe the function and characteristics of digital integrated circuit functional blocks, and know how to find and use data sheets. 4. Know how to use a logic probe to evaluate logic circuits. 5. Design a digital circuit from a Boolean expression, truth table, and Karnaugh map. Reduce circuit to its simplest form using Reduction theorems and Karnaugh maps. 6. Describe the operation of digital adders and subtractors. 7. Describe the use and operation of RS, JK and D-type flip-flops. 8. Design simple digital circuits from a Boolean expression, truth table, or Karnaugh map. Reduce the circuit to its simplest form using Reduction theorems and Karnaugh maps. Use simulation software to analyze and reduce complex digital circuits. George H. Walsh Jr. Page 2 3/4/2004

9. Design simple up-down digital counters or counters that count to N, divide by N. Use simulation software to analyze more complex synchronous circuits. 10. Know how to follow and describe prescribed lab test procedures, set up equipment, take measurements, interpret results, and run computer simulations. Interpret schematic diagrams and construct breadboard circuits. Troubleshoot digital circuits. 11. Given supplemental assignment or an activity assignment, know how to develop a technical report (using a computer) in one of the areas described in items 1-9 above. Use the library facilities, Internet and other sources to collect supplemental information to write a technical report, which includes an introduction, main body, and summary. Know how to develop a formal laboratory report including objectives, theory, procedures, equipment list, schematics, calculated and measured data, and conclusion. 12. Given the specifications for a hardware/software project, students shall make every effort to: Work productively as a team, practicing project leadership, interpersonal skills, and conflict resolution. Practice problem solving via the planning and organizing of the project Obtain materials needed for the project and construct the unit. Test the unit to project specifications, and create necessary documentation. Assess the overall quality of the teamwork, and of the project. Develop and deliver to his/her colleagues a 10-minute oral presentation. 13. Listen and think critically. Apply mathematical procedures and quantitative methods, logically troubleshoot electronic circuits and propose corrective measures. Attendance: All students are expected to attend every session of each course for which they are registered. Students are responsible for all that transpires in class whether or not they are in attendance. The College defines excessive absence or lateness as more than the equivalent of one week (three hours) of class meetings during the semester. Excessive absence or lateness may lead to failure in a course or removal from the class roster. Students must notify the instructor of any anticipated absences. Homework: Reading assignments are the responsibility of the student. Most topics are covered by the book or supplemental material and should be read before class. Other readings are suggested during the course. Since topics are fragmented throughout the text and supplemental materials, the student should utilize indices to locate readings pertinent to each topic. George H. Walsh Jr. Page 3 3/4/2004

Examinations: 1. Three tests on material to date (60 min) 30% 2. Comprehensive final exam (120 min) 15% 3. Lab work 30% 4. Homework 10% 5. Project 15% Laboratory: This course requires extensive laboratory work. All assignments must be turned in one week from the date of issue, unless otherwise indicated. All assignments are graded for timeliness, accuracy, completeness and neatness. A final project is required for all students; however, students are encouraged to work in teams in order to accomplish project objectives within the time frame. Accommodation Statement: If a student feels that due to a disability you have the need for special assistance and/or adaptations to accomplish the goals of this course, please see the instructor within the first week of classes. George H. Walsh Jr. Page 4 3/4/2004

IEL217 MAL Digital Electronics 1 Topical Outline Week Main Topic 1 Introduction to Digital a. Digital concepts: analog vs. digital, advantages/disadvantages b. Number systems: decimal, binary, octal, hex c. Conversions and arithmetic (addition and subtraction) 2 Binary Codes and Introduction to Logic Gates a. Binary codes i. BCD, ASCII ii. Parity check iii. Parallel/ serial transmission b. Introduction to Logic Gates i. AND, OR, NOT, XOR, NAND, NOR gates 3 Digital/ Logic Circuits a. Describing logic circuits algebraically b. Evaluating logic circuit outputs c. Implementing circuits from Boolean expressions 4 Boolean Algebra (No more than 3 variables) a. Boolean theorems b. Introduce DeMorgan s Theorem c. Algebraic simplification 5 DeMorgan s Theorem a. Universality of NAND & NOR gates b. Alternate logic gate representations c. TEST 1 (Weeks 1-3) 6 Combinational Logic Circuits from Truth Table a. Sum-of-products form b. Karnaugh mapping (compare to algebraic simplification) 7 Combinational Logic Circuits a. General discussion of some important combinational networks such as encoders and decoders, multiplexers and demultiplexers, and arithmetic logic circuits b. Show simple examples (suggest a code converter and a multiplexer) George H. Walsh Jr. Page 5 3/4/2004

8 XOR and XNOR a. Discuss truth table for XOR and XNOR gates b. Arithmetic applications: comparator and addition c. Parity generator and checker d. TEST 2 (Weeks 4-7) 9 Digital ICs and Sequential Circuits a. Digital ICs i. Dual-in-line package ii. Complexity levels of integration iii. Logic Families b. Sequential Circuits i. NAND and NOR gate latches ii. Sequential vs. combinational logic iii. Flip-Flops: RS FF, JK FF (state tables and state transition tables) iv. Timing diagrams (clocked FFs, PGT and NGT) 10 Details of Flip-Flop ICs a. Construction of clocked, edge-triggered flip-flops b. D latch c. Asynchronous inputs d. Flip-Flops timing considerations 11 Sequential Networks a. Bounceless switch b. Data storage and transfer i. Registers ii. Synchronous and asynchronous parallel transfer operations c. Serial data transfer and shift registers i. Shift register operation ii. Serial data transfer between registers d. TEST 3 (Weeks 8-11) 12 More Sequential Logic Applications a. Frequency division and counting i. Introduce concept of a state transition diagram ii. Timing diagrams to analyze circuit behavior iii. Discuss the operation of the 3-bit counter b. Counters i. Decade, binary, ring, Johnson ii. Mod number iii. Asynchronous, synchronous, up-down iv. Frequency division George H. Walsh Jr. Page 6 3/4/2004

13 More on Important Digital Circuits a. Arithmetic circuits i. Full Adder ii. Practical adder application: discuss IC7483, carry propagation, and look ahead carry b. Programmable logic devices c. Multiplexers and Demultiplexers 14 Memory Systems a. Memory terminology, general operation and CPU connections b. ROM, address decoding, PROM, EPROM, EEPROM, RAM c. SCRAM, DRAM, read/write control, bus connection 15 Topic Review and Final Test Laboratory Activities Lab Number Description 1 Introduction to Digital Trainer, TTL logic levels, and logic probes 2 Exp 8 Basic Gates 3 Exp 9: Universality of NAND and NOR Gates Circuits 4 Group activity using Boolean Algebra and EWB to simplify Boolean expressions 5 Exp 13: DeMorgan s Theorem 6 Exp 15: Combinatorial Logic 7 Continue work on Exp 15 8 Exp 10: Exclusive-OR and Exclusive-NOR Gates 9 Group activity to analyze output waveforms of various flip-flops 10 Exp 17: Introduction to Latches and Flip-Flops 11 Exp 18: R-S and D Flip-Flops 12 Student teams will work on one of the following: Exp 21: Asynchronous Counters Exp 22: Synchronous Counters Exp 23: Up/Down Counters George H. Walsh Jr. Page 7 3/4/2004

13 Student teams will work on one of the following: Exp 24: Multiplexers, Demultiplexers Exp 25: Code Converters Exp 26: Shift Registers 14 Selection of remaining experiments, see activity plan for Week 14. 15 Lab Evaluation Period George H. Walsh Jr. Page 8 3/4/2004