Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

Similar documents
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

LATCHES & FLIP-FLOP. Chapter 7

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

Other Flip-Flops. Lecture 27 1

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

The NOR latch is similar to the NAND latch

Digital Circuits I and II Nov. 17, 1999

RS flip-flop using NOR gate

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

EKT 121/4 ELEKTRONIK DIGIT 1

Physics 323. Experiment # 10 - Digital Circuits

ASYNCHRONOUS COUNTER CIRCUITS

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

LAB #4 SEQUENTIAL LOGIC CIRCUIT

AIM: To study and verify the truth table of logic gates

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

CHAPTER 4 RESULTS & DISCUSSION

Engr354: Digital Logic Circuits

Lecture 8: Sequential Logic

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

OFC & VLSI SIMULATION LAB MANUAL

CprE 281: Digital Logic

Integrated Circuits 7

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

COSC 243. Sequential Logic. COSC 243 (Computer Architecture) Lecture 5 - Sequential Logic 1

ECE 263 Digital Systems, Fall 2015

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Chapter. Synchronous Sequential Circuits

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

MODULE 3. Combinational & Sequential logic

St. MARTIN S ENGINEERING COLLEGE

Flip-Flops and Sequential Circuit Design

RS flip-flop using NOR gate

1. Convert the decimal number to binary, octal, and hexadecimal.

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

UNIVERSITI TEKNOLOGI MALAYSIA

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Digital Circuit And Logic Design I. Lecture 8

Digital Circuit And Logic Design I

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

EE292: Fundamentals of ECE

Chapter 2. Digital Circuits

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Experiment 8 Introduction to Latches and Flip-Flops and registers

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

SIGNETICS INTEGRATED CIRCUITS Low Power Schottky TTL 54LS00-74LS00 Series. Supply Current/typmA Delay/typns Quad 2-Input NAND Gate 54LS00/C,D

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

ME 515 Mechatronics. Introduction to Digital Electronics

Asynchronous (Ripple) Counters

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

D Latch (Transparent Latch)

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

Sequential Logic Circuits

ELCT201: DIGITAL LOGIC DESIGN

Minnesota State College Southeast

EET2411 DIGITAL ELECTRONICS

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

ECE 341. Lecture # 2

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

North Shore Community College

CHAPTER 4: Logic Circuits

Principles of Computer Architecture. Appendix A: Digital Logic

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

EKT 121/4 ELEKTRONIK DIGIT 1

Digital Circuits ECS 371

ECE 2274 Pre-Lab for Experiment Timer Chip

Plog rev 1.0 MANUAL Overview

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

EECS 270 Group Homework 4 Due Friday. June half credit if turned in by June

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

CHAPTER 6 COUNTERS & REGISTERS

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

Rangkaian Sekuensial. Flip-flop

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008

COMP2611: Computer Organization. Introduction to Digital Logic

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Module 4:FLIP-FLOP. Quote of the day. Never think you are nothing, never think you are everything, but think you are something and achieve anything.

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017

Transcription:

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours Aim To investigate the basic digital circuit building blocks constructed from combinatorial logic or dedicated Integrated Circuits. Introduction In the previous module you have been shown the basic logic gates. The logic gates can be combined to form circuits that perform useful functions. These Basic digital building blocks will later be used to form more complex and powerful circuits. Encoders and Decoders The encoder is a circuit that takes one input and produces the equivalent coded output. For example, 16 line to 4 line encoder circuit takes a HIGH on one of its 16 input lines and produces an equivalent binary representation on its 4 output lines. The decoder is a circuit that produces one active output for a particular coded input. For example, a 4 bit decoder circuit takes as the input a 4 bit binary code and produce a HIGH on one of 16 output lines. Flip-Flops The flip-flop is a digital memory circuit that can remain in the state in which it was set even after the input signals have been removed. This means that the circuits have a memory function and will hold a value ( 0 or 1) until the flip-flop is forced to be 1 (set) or 0 (reset). Asserting the set or reset lines will set or reset the latch with any other values on the lines having no affect on the output state. It is possible to make flip-flops sample its inputs on a special triggering signal. This may be in the form of a level or an edge. A level trigger means that the flip-flop samples its inputs depending upon the voltage level of the trigger input. An edge trigger means that the flip-flop samples its inputs depending on a LOW-to-HIGH transition on the trigger line or a HIGH-to-LOW transition on a trigger line. Arithmetic Two four bit values can be added using the 74LS83A. This will produce a sum and a carry out. Subtraction can be performed using an adder by noting A B = A + (-B). The B is performed by taking the two s complement of B. This complemented value of B is then added to A to produce a sum. If the Most Significant Bit of the result is set then the result is in two s complement form and needs to be complemented again to find the magnitude. The 2 s complement can be found by inverting all the bits and then adding 1 to it.

Procedure Complete the following procedure and fill in your results in the laboratory sheet provided. (a) Encoders and Decoders 0 1 No Connection A 2 3 B Figure 1 four to two line encoder. Construct the circuit shown in figure 1 Generate the truth table by setting the input lines high one at a time. The other input lines should be set low. A B 0 1 2 3 Figure 2 two to four line decoder. Construct the circuit shown in figure 2. Generate the truth table for the circuit.

(b) RS Flip-Flops R S _ Figure 3 RS Flip-Flop. Construct the circuit shown in figure 3. Apply the following inputs to the circuit and determine the output and /. R S 1 0 0 1 1 What is the meaning of R and S? 2 What effect does setting S=0 and R=0 have on the circuit? A Set Enable S R / / Reset Figure 4 Gated RS Flip-Flop. Construct the circuit shown in figure 4. Draw the waveforms at A and Set for the following conditions : i. Enable = Low Set =1kHz square wave. ii. Enable = High Set = 1kHz square wave. 3 What is the purpose of the enable line? Remove the function generator. Generate the truth table for Set, Enable, Reset, by measuring the inputs and outputs of the circuit. Do not use Set=1, Reset=1

(c) Toggle Flip-Flops Examine the Datasheet for the 74LS76 and set J1=H, K1=H. Connect a 1KHz square wave to /CLK1. Connect the CRO to dual channel and draw the waveforms on /CLK1 and 1. Determine the frequency of /CLK1 and 1 4 (d) What can you deduce about the effect of a toggle flip-flop? Adder circuit Examine the data sheet for the 7483A and construct a circuit to add A=5 and B=3. Connect a seven segment display to the output. Record the output of the display and the carry. Change the circuit to add, 9 and 9. Record the output of the display and the carry. 5 (e) What does the carry indicate? Brainteaser Design and build a circuit that will perform subtraction using two 7483A ICs. Get your demonstrator to check your design before you build it. Check it using the following values. Record the output in binary and write the equivalent decimal output. A=5,B=2 A=5,B=7 Hint: A B = A + (-B)

74LS00 uad 2 input NAND 74LS02 uad 2 input NOR 74LS04 Hex inverter 74LS08 uad 2 input AND 74LS32 uad 2 input OR 74LS76 Dual JK Flip-flop with preset & clear 74LS83 4 bit adder with fast carry

Laboratory 2 Date:.././. Name:. Basic Building Blocks Bay:..... Partner:.. (a) Encoders and Decoders Encoder Input A B 0 1 2 3 Decoder A B 0 1 2 3 (b) RS Flip-Flops R S / 1 0 0 1 1 2. Waveforms A, Set, Enable=L Waveforms A, Set, Enable=H

3 Enable=0 Set Reset Enable=1 Set Reset (c) Toggle flip-flops Frequency /CP1.. 1 4 (d) Adder Circuit A B Output Carry 5 3 9 9 5 (e) Brain Teaser A B Bin Dec 5 2 5 7