Design, Development and Fabrication of Impact Load Testing Machine For COT

Similar documents
Embedded System Training Module ABLab Solutions

STA2051E VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS 1 FEATURES. Figure 1. Packages

BASCOM-TV. TV Code Features: ICs supported: BASCOM versions:

JTAGcable II In Circuit Emulator for Atmel AVR microcontrollers. User s Guide REV 1.0. Many ideas one solution

SignalTap Plus System Analyzer

Comparing JTAG, SPI, and I2C

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

IS01BFRGB LCD SmartDisplay from NKK Switches Simple implementation featuring the ATmega88PA from Atmel Complete software solution

Microcontrollers. Outline. Class 4: Timer/Counters. March 28, Timer/Counter Introduction. Timers as a Timebase.

Senior Design Project: Blind Transmitter

DESIGN AND DEVELOPMENT OF A MICROCONTROLLER BASED PORTABLE ECG MONITOR

Cambridge International Examinations Cambridge International General Certificate of Secondary Education

RF4432 wireless transceiver module

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

Part 2 -- A digital thermometer or talk I2C to your atmel microcontroller

Design of Vision Embedded Platform with AVR

8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM

IOT BASED ENERGY METER RATING

WINTER 15 EXAMINATION Model Answer

Analog to Digital Conversion

LOW COST DIGITAL BASIC MATHEMATICS RULES LEARNER KIT

Reading an Image using CMOS Linear Image Sensor. S.R.Shinthu 1, P.Maheswari 2, C.S.Manikandababu 3. 1 Introduction. A.

RF4432F27 wireless transceiver module

MSP430-HG2231 development board Users Manual

Published in A R DIGITECH

A/D and D/A convertor 0(4) 24 ma DC, 16 bits

Chrontel CH7015 SDTV / HDTV Encoder

A MISSILE INSTRUMENTATION ENCODER

Interfacing the TLC5510 Analog-to-Digital Converter to the

Alice EduPad Board. User s Guide Version /11/2017

Electronic Grocery Machine

LED7706/7/8. LED drivers for backlighting and lighting applications.

Design and Implementation of Timer, GPIO, and 7-segment Peripherals

THE STRUCTURE AND ADVANTAGES OF DIGITAL TRAINING SET FOR COMPUTER ENGINEERING

Digital Clock. Perry Andrews. A Project By. Based on the PIC16F84A Micro controller. Revision C

SSRG International Journal of Electronics and Communication Engineering (SSRG-IJECE) Volume 3 Issue 8 August 2016

Point System (for instructor and TA use only)

M89 FAMILY In-System Programmable (ISP) Multiple-Memory and Logic FLASH+PSD Systems for MCUs

SWITCH: Microcontroller Touch-switch Design & Test (Part 2)

TV Synchronism Generation with PIC Microcontroller

JTAG ICE... User Guide

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.

Monday 28 January 2013 Morning

Music Electronics Finally DeMorgan's Theorem establishes two very important simplifications 3 : Multiplexers

Using an IEEE Test Bus for Fault Diagnosis of Analog Parts of Electronic Embedded Systems. Zbigniew Czaja 1, Bogdan Bartosinski 2

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

Device: LDP This document Version: 1.1. Date: July Description: 64x16 1R1G LED Display Panel

Digital Stopwatch Timer Circuit Using 555timer and CD4033

EECS150 - Digital Design Lecture 2 - CMOS

Chapter 60 Development of the Remote Instrumentation Systems Based on Embedded Web to Support Remote Laboratory

Laboratory Exercise 4

DOGM GRAPHIC SERIES 128x64 DOTS

LCD Segment Drivers Standard Segment Drivers BU9795AKV,BU9795AFV,BU9795AGUW,BU9794AKV,BU97950FUV Rev.A 1/14

An Integrated EMG Data Acquisition System by Using Android app

Counter/timer 2 of the 83C552 microcontroller

Combo Board.

TV Character Generator

Supplementary Information for manuscript of

IOT BASED SMART ATTENDANCE SYSTEM USING GSM

ME 515 Mechatronics. Introduction to Digital Electronics

MBI5050 Application Note

CH7106B Brief Datasheet

ECE 372 Microcontroller Design

Converters: Analogue to Digital

MSP430 JTAG / BSL connectors

IS01BFRGB LCD SmartDisplay from NKK Switches Low cost implementation featuring the ATtiny13A from Atmel Complete software solution

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

SmartSwitch TM. Wide View Compact LCD 64 x 32 Pushbutton DISTINCTIVE CHARACTERISTICS PART NUMBER & DESCRIPTION

LCD Triplex Drive with COP820CJ

Chapter 9 MSI Logic Circuits

Obsolete Product(s) - Obsolete Product(s)

CH7053A HDTV/VGA/ DVI Transmitter

Vorne Industries. 87/719 Analog Input Module User's Manual Industrial Drive Itasca, IL (630) Telefax (630)

UNIT V 8051 Microcontroller based Systems Design

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

In-process inspection: Inspector technology and concept

Brief Description of Circuit Functions. The brief ckt. description of V20 107E5 17 Monitor

A dedicated data acquisition system for ion velocity measurements of laser produced plasmas

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

NS8050U MICROWIRE PLUSTM Interface

Digital IC Tester by Using PIC18F4550

16 Stage Bi-Directional LED Sequencer

Product Update. JTAG Issues and the Use of RT54SX Devices

Sensor Development for the imote2 Smart Sensor Platform

DOGM GRAPHIC SERIES 132x32 DOTS

Integrated Circuit for Musical Instrument Tuners

82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

16 Dec Testing and Programming PCBA s. 1 JTAG Technologies

CoLinkEx JTAG/SWD adapter USER MANUAL

KNX Dimmer RGBW - User Manual

M66004SP/FP M66004SP/FP MITSUBISHI DIGITAL ASSP ASSP 16-DIGIT 5X7-SEGMENT VFD CONTROLLER 16-DIGIT 5 7-SEGMENT VFD CONTROLLER

An FPGA Implementation of Shift Register Using Pulsed Latches

Digital Strobe Tuner. w/ On stage Display

UNIT IV CMOS TESTING. EC2354_Unit IV 1

Using the XC9500/XL/XV JTAG Boundary Scan Interface

Programmable High Resolution LCD Switches

W0EB/W2CTX DSP Audio Filter Operating Manual V1.12

Transcription:

IJIRST International Journal for Innovative Research in Science & Technology Volume 1 Issue 7 December 2014 ISSN (online): 2349-6010 Design, Development and Fabrication of Impact Load Testing Machine For COT Sandesh G. Ughade P.G. Student Department of Mechanical Engineering KDK College of Engineering, Nagpur, R.T.M. Nagpur University, Maharashtra, India Dr. A. V. Vanalkar Assistant Professor Department of Mechanical Engineering KDK College of Engineering Nagpur, RTM Nagpur University, Maharashtra, India. Prof. P.G. Mehar Assistant Professor Department of Mechanical Engineering KDK College of Engineering Nagpur, RTM Nagpur University, Maharashtra, India. Abstract This paper describes the design of a new pneumatically load applied machine that has been specifically design for studying the dynamic mechanical behavior of COT (wooden bed). Such type of equipment has been used to generate simple and measurable fracture processes under moderate to fast loading rates which produce complicated crack patterns that are difficult to analyze. We are developing the machine as a facility to provide experimental data to validate numerical data of impact load on COT that observe kinetic energy during collision. The machine consists of two main parts, the mechanical structure and the data acquisition system. The development process included the design, development, fabrication, and function tests of the machine. Keywords: Component; Load; Impact; Design. I. INTRODUCTION The starting point for the determination of many engineering timber properties is the standard short duration test where failure is expected within a few minutes. During the last decades much attention is given to study the behavior of timber and timber joints with respect to damaging effect of sustained loads, the so-called duration of load effect. In the design process of wooden structures is like a cot. To increase human safety, some parts of automotive structure made by wood are designed to absorb kinetic energy during collision. These components are usually in the form of columns which will undergo progressive plastic deformation during collision. The impact force, i.e. the force needed to deform the cot, determines the deceleration of the load during collision and indicates the capability of the cot to absorb kinetic energy. The value of impact force is determined by the geometry and the material of the cot. For this purpose advance impact testing machine is required for checking the adult sleeping cot. Impacts are made on different desired positions (depending on the size of the cot and location specified by quality engineers) with specified load. This assures the cot is safe and is ready for the customer use. The test also provides assurance of mechanical safety and prevents from serious injury through normal functional use as well as misuse that might reasonably expected to occur. For this purpose, in this project this impact testing machine for testing adult sleeping cot is fabricate. Developing the interface for controlling the machine is one of the most important parts of control system which includes the software analysis, design, and development and testing. Here we are going to develop a program for controlling the fabricated wireless impact testing for testing sleeping cot. II. CONCEPT A common type of structural analysis problem results from an impact load. The impact could be caused by a weight falling on the design object or possibly from the design object falling and striking a hard surface. In both cases, the loads are not obvious but can be easily derived from our knowledge of mechanics. We will start by looking at a weight dropped from a height onto our design object. We know that the weight will deform the design object when it strikes it. The design object will behave like a spring being compressed. The kinetic energy of the falling weight will be transferred to the design object and stored as compression. All rights reserved by www.ijirst.org 90

Fig. 2.1: Modeling of Machine Figure 2.1 shows both a weight suspended on a spring and the same weight and spring after the weight has fall on the bed surface and stopped its downward motion. We will assume the weight is at rest before it starts to fall. All if its kinetic energy is derived from the fall. III. WORKING PRINCIPLE For interfacing the machine with computer, a USB communication system, and a software system is used. The coordinates of different desired impact positions are entered in the program. Initially the impactor remains to the zero location. As the program start, impactor moves over the bed toward the predefined location entered in the program.theimpactor starts moving, once the impactor assembly with pneumatic cylinder reaches to the defined location, the impector assembly stops moving and microcontroller operated pneumatic cylinder starts reciprocating as a result of which impactor assemblies starts hitting the worktop of the bed. Once total number of hits(displayed on digital LCD counter) gets completed, the microcontroller stops the pneumatic cylinder from reciprocating and the machine will move to another predefined position and the same procedure repeats. Thus the machine moves to all the locations entered in the program and the impact test is performed at those locations. Fig. 3.2: Complete Set- Up of Machine The different electronic components which help to make this machine automatic are explained as follows: All rights reserved by www.ijirst.org 91

ATMega16 Microcontroller:- Fig. 3.3: At Mega 16 Microcontroller The ATmega16 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16 achieves throughputs approaching 1 MIPS per MHz allowing the system designed to optimize power consumption versus processing speed. The AVR core combines a rich instruction set with 16 general purpose working registers. All the 16 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers. VCC: Digital supply voltage. (+5V) GND: Ground. (0 V) Note there are 2 ground Pins. Fig. 3.4: Pin Port A (PA7 - PA0) Port A serves as the analog inputs to the A/D Converter. Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port B (PB7 - PB0) Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). Port B also serves the functions of various special features of the ATmega16 as listed on page 58 of datasheet. All rights reserved by www.ijirst.org 92

Port C (PC7 - PC0) Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). Port C also serves the functions of the JTAG interface and other special features of the ATmega16 as listed on page 61 of datasheet. If the JTAG interface is enabled, the pull-up resistors on pins PC5 (TDI), PC3 (TMS) and PC2 (TCK) will be activated even if a reset occurs. Port D (PD7 - PD0) Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). Port D also serves the functions of various special features of the ATmega16 as listed on page 63 of datasheet. RESET: Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. XTAL1: External oscillator pin 1 XTAL2: External oscillator pin 2 AVCC: AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to VCC, even if the ADC is not used. If the ADC is used, it should be connected to VCC through a low-pass filter. AREF: AREF is the analog reference pin for the A/D Converter. Features:- Advanced RISC Architecture Up to 16 MIPS Throughput at 16 MHz 16K Bytes of In-System Self-Programmable Flash 512 Bytes EEPROM 1K Byte Internal SRAM 32 Programmable I/O Lines In-System Programming by On-chip Boot Program 8-channel, 10-bit ADC Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Four PWM Channels Programmable Serial USART Master/Slave SPI Serial Interface Byte-oriented Two-wire Serial Interface Programmable Watchdog Timer with Separate On-chip Oscillator External and Internal Interrupt Sources 16x2 LCD display:- Fig. 3.5: LCD Display All rights reserved by www.ijirst.org 93

LCD (Liquid Crystal Display) screen is an electronic display module and find a wide range of applications. A 16x2 LCD display is very basic module and is very commonly used in various devices and circuits. These modules are preferred over seven segments and other multi segment LEDs. The reasons being: LCDs are economical; easily programmable; have no limitation of displaying special & even custom characters (unlike in seven segments), animations and so on. A 16x2 LCD means it can display 16 characters per line and there are 2 such lines. In this LCD each character is displayed in 5x7 pixel matrix. This LCD has two registers, namely, Command and Data. 7805 voltage regulator:- Fig. 3.6: Voltage Regulator 7805 is a voltage regulator integrated circuit. It is a member of 78xx series of fixed linear voltage regulator ICs. The voltage source in a circuit may have fluctuations and would not give the fixed voltage output. The voltage regulator IC maintains the output voltage at a constant value. The xx in 78xx indicates the fixed output voltage it is designed to provide. 7805 provides +5V regulated power supply. Capacitors of suitable values can be connected at input and output pins depending upon the respective voltage levels. Pin Description Table - 3.1 Pin No Function Name 1 Input voltage (5V-18V) Input 2 Ground (0V) Ground 3 Regulated output; 5V (4.8V-5.2V) Output Features:- Output Current up to 1A Output Voltages of 5, 6, 8, 9, 10, 12, 15, 18, 24V Thermal Overload Protection Short Circuit Protection Output Transistor Safe Operating Area Protection IV. RESULT AND DISCUSSION Analytical Calculation Table - 4.1 SR.NO. CYLINDER PRESSURE (bar) FORCE (N) WEIGHT (kg) KINETIC ENERGY (J) DEFLECTION (mm) STRESS N/m² 1 1 45.23 4.61 4.52 0.44 144.61 2 2 90.47 9.22 9.04 0.89 289.85 3 3 127.53 13 12.75 1.2 408.68 4 4 180.95 18.44 18.09 1.79 579.70 5 5 226.19 23.05 22.61 2.23 724.62 6 6 271.43 27.14 27.14 2.68 869.55 7 7 313 31.3 31.3 3.1 1005.98 All rights reserved by www.ijirst.org 94

Experimental testing comparison with analytical calculation Table - 4.2 SR. NO. CYLINDER PRESSURE EXPERIMENTAL DEFLECTION ANALYTICAL DEFLECTION (bar) (mm) (mm) 1 1 No Deflection 0.44 2 2 No Deflection 0.89 3 3 0.5 1.2 4 4 1 1.79 5 5 2 2.23 6 6 3 2.68 7 7 3.5 3.1 Table 4.1 gives the details of impact load testing analytically. Increase in cylinder pressure, increase deflection and stresses linearly. Table 4.1 shows at maximum cylinder pressure of 7 bar deflection are found 3.1 mm. Hence, this model is capable for performing impact load test whose deflection for maximum permissible limit is less than 3.1 mm. Table 4.2 shows variation in experimental values and analytical values of deflection. Fig 8.2 shows that change in deflection with respect to change in pressure is linear between limit 4 bar to 6 bar and deflection limit is 1 mm to 3 mm. Fig 4.2 shows at 5.4 bar analytical deflection is equal to actual deflection. Before this point experimental deflection are less than analytical deflection and above that point experimental deflection are more than analytical deflection. Hence, this model is useful for impact testing on plywood material and checking the strength of material of cot and measure the deflection. V. CONCLUSION From the above study, it is observed that by arranging different mechanical components along with electronic components machine can be made automatic one to test the cot for checking the strength of material of cot. Thus human efforts can be reduced as well as time also, because programming is installed in system, with the help of programmed impactor assembly moves over the cot in coordinate system to reduce the human fatigue. As above results showshigh accuracy for testing of cots. Also the design procedure is been adopted for the fabrication of impact load testing machine which will make the product durable for long time as well as make it efficient also helps to understand the concept of design and gaining the knowledge of fabrication. The model so constructed is robust enough and durable. Thus the objectives such as testing of cots and reducing the human efforts for testing the strength of bed are achieved. Hence fabrication of impact testing machine is done. REFERENCES [1] [1] Siewert, T. A., Manahan, M. P., McCowan, C. N., Holt, J. M., Marsh,F. J., and Ruth, E. A., "The History and Importance of Impact Testing," PendulumImpact Testing: A Century of Progress, ASTM STP 1380, [2] Zhang X.X., Ruiz G. and C.Yu.Rena., A New Drop Weight Impact Machine For Studying Fracture Process In Structural Concrete, Anales de Mecánica de la Fractura 25, Vol. 2 (2008), [3] Gunawan Leonardo, DirgantaraTatacipta, and Putra IchsanSetya., Development of a Dropped Weight Impact Testing Machine, International Journal of Engineering & Technology IJET-IJENS Vol: 11 No: 06 120 [4] Elavenil S. and Samuel Knight G.M., Impact Response of Plates Under Drop Weight Impact Testing, daffodil international university journal of science and technology, volume 7, issue 1, january 2012 1 [5] Leijten, Ad. J. M. Literature review of impact strength of timber and joints, [6] Remennikov A.M. &Kaewunruen S., Impact resistance of reinforced concrete columns: experimental studies and design considerations, 19th Australasian Conference on the Mechanics of Structures and Materials, Nov 29 - Dec 1, Christchurch, New Zealand, 817-824. Copyright 2007 Taylor & Francis. [7] Musolff Andre, Quercetti Thomas, Miillerkarsten, Droste Bernhard, Griinder Klaus-Peter., Experimental Testing of Impact Limiters for Ram Packages under Drop Weight Test Conditions Proceedings of the 17 th international symposium on the packaging and transportation of radioactive materials PATRAM 2013 August 18-23, 2013, San Francisco, CA, USA [8] AKIN Ceyla, ŞENEL Mehmet., An Experimental Study of Low Velocity Impact Response For Composite Laminated Plates DPÜ Fen BilimleriEnstitüsüDergisiSayı 21, Nisan 2010 [9] Tachibana S., Masuya H., and Nakamura S., Performance based design of reinforced concrete beams under impact Received: 14 January 2009 Revised: 21 April 2010 Accepted: 7 May 2010 Published: 1 June 2010 [10] Adewumi B. A. and Fatusin A. B., Design, Fabrication and Testing of an Impact-Type Hand Operated Cocoa Pod Breaker Agricultural Engineering International: the CIGR Ejournal. Manuscript PM 06 022 Vol. VIII. November, 2006. [11] NavarreteM., Godínez F. A. &Serrania F., design and fabrication of a low speed impact tester January 15th, 2003. Accepted February 26th, 2003 [12] VasconcelosP.V., Lino F.J.,Magalh aes A., Neto R.J.L., Impact fracture study of epoxy-based composites with aluminium particles and milled fibres Journal of Materials Processing Technology 170 (2005) 277 283 [13] Rabe R., Mollenhauer K.,&Wistuba M., Loading Frequency and Fatigue: In situ conditions & Impact on Test Results 2nd Workshop on Four Point Bending, Pais (ed.), 2009. All rights reserved by www.ijirst.org 95