First Name Last Name November 10, 2009 CS-343 Exam 2

Similar documents
Read-only memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits

Logic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)

COMP sequential logic 1 Jan. 25, 2016

Last time, we saw how latches can be used as memory in a circuit

Logic Devices for Interfacing, The 8085 MPU Lecture 4

CPS311 Lecture: Sequential Circuits

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited

CSE 352 Laboratory Assignment 3

Computer Systems Architecture

CS3350B Computer Architecture Winter 2015

Software Engineering 2DA4. Slides 9: Asynchronous Sequential Circuits

Multiplexor (aka MUX) An example, yet VERY useful circuit!

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Figure 1 shows a simple implementation of a clock switch, using an AND-OR type multiplexer logic.

COMP2611: Computer Organization. Introduction to Digital Logic

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

Lecture 8: Sequential Logic

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

CHAPTER1: Digital Logic Circuits

Logic. Andrew Mark Allen March 4, 2012

Logic Design. Flip Flops, Registers and Counters

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Experiment 8 Introduction to Latches and Flip-Flops and registers

1. Convert the decimal number to binary, octal, and hexadecimal.

ECE 250 / CPS 250 Computer Architecture. Basics of Logic Design ALU and Storage Elements

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

CS8803: Advanced Digital Design for Embedded Hardware

11. Sequential Elements

CS 151 Final. Instructions: Student ID. (Last Name) (First Name) Signature

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Chapter. Synchronous Sequential Circuits

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

CS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.

AIM: To study and verify the truth table of logic gates

Combinational vs Sequential

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008

RS flip-flop using NOR gate

Logic Design II (17.342) Spring Lecture Outline

Asynchronous (Ripple) Counters

Digital Fundamentals: A Systems Approach

Chapter 4. Logic Design

RS flip-flop using NOR gate

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Unit 11. Latches and Flip-Flops

CS 61C: Great Ideas in Computer Architecture

ECE 341. Lecture # 2

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Chapter 3. Boolean Algebra and Digital Logic

Problems with D-Latch

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Sequential Circuits: Latches & Flip-Flops

Chapter 8 Sequential Circuits

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

CS 261 Fall Mike Lam, Professor. Sequential Circuits

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

CS61C : Machine Structures

To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.

Counters

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)

CS/ECE 250: Computer Architecture. Basics of Logic Design: ALU, Storage, Tristate. Benjamin Lee

LAB #4 SEQUENTIAL LOGIC CIRCUIT

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

Synchronous Sequential Logic. Chapter 5

D Latch (Transparent Latch)

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

ELCT201: DIGITAL LOGIC DESIGN

IT T35 Digital system desigm y - ii /s - iii

P U Q Q*

1. What does the signal for a static-zero hazard look like?

ASYNCHRONOUS COUNTER CIRCUITS

Synchronous Sequential Logic

Introduction to Microprocessor & Digital Logic

Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Digital Circuits I and II Nov. 17, 1999

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on

Unit-5 Sequential Circuits - 1

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

Note that none of the above MAY be a VALID ANSWER.

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

Modeling Digital Systems with Verilog

More Digital Circuits

Introduction to Sequential Circuits

Chapter 5 Sequential Circuits

Topic D-type Flip-flops. Draw a timing diagram to illustrate the significance of edge

Contents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7

Chapter 5 Synchronous Sequential Logic

Register Transfer Level in Verilog: Part II

Chapter 5 Sequential Circuits

Final Exam CPSC/ECEN 680 May 2, Name: UIN:

COMP12111: Fundamentals of Computer Engineering

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Transcription:

CS-343 Exam 2 Instructions: For multiple choice questions, circle the letter of the one best choice unless the question explicitly states that it might have multiple correct answers. There is no penalty for guessing. Place drawings where indicated in the question; be sure to put the question number next to your drawing; use pencil rather than ink. Diagrams count more than short answer questions. 1. Can you use a truth table to describe the behavior of a sequential circuit? A. Yes: as long as clock is one of the inputs, a truth tables describe the behavior of sequential circuits just as fully as they describe combinational circuits. B. Yes: because sequential circuits are actually constructed using combinational circuits, there is no essential difference between the two, and truth tables describe sequential circuits perfectly well. C. Yes: Truth tables list the values of all output variables for every possible combination of input variables, which is exactly what is needed for describing the behavior of sequential circuits. D. Yes: Truth tables and finite state machines are actually two names for the same thing. E. No: Sequential circuits can have different output values for a particular combination of input values, making truth tables inappropriate for describing their behavior. 2. The time from one rising edge of a clock pulse to the next rising edge is called: A. The frequency, and it is measured in Hertz. B. The period, and it is measured in Hertz. C. The frequency, and it is measured in seconds. D. The period, and it is measured in seconds. E. The length, and it is measured in meters. Questions 3-9 are based on the following diagrams:

3. What is the name of the circuit in Diagram I? 4. What is the name of the circuit in Diagram II? 5. What is the name of the circuit in Diagram III? 6. Fill in the names of the inputs and outputs in Diagram I D. 7. Fill in the names of the inputs and outputs in Diagram II 8. Fill in the names of the inputs and outputs in Diagram III 9. What do diagrams I, II, and III have in common? Circle all correct answers. A. They are all sequential circuits B. They are all inappropriate to use in finite state machine designs C. They are all appropriate to use in finite state machine designs D. They are all combinational circuits E. They all have the same number of propagation delays F. They all are flip-flops G. They all are latches

10. What property of flip-flops distinguishes them from latches? A. Flip-flops will never change state more than once per clock cycle, but latches can change state multiple times during a clock pulse. B. Latches will never change state more than once per clock cycle, but flip-flops can change state multiple times during a clock pulse. C. Latches are combinational circuits, but flip-flops are sequential circuits. D. Flip-flops are combinational circuits, but latches are sequential circuits. E. Flip-flops are faster than latches. F. Flip-flops are tastier than latches. 11. In a state diagram (circles and arcs), the circles represent: A. Inputs B. Outputs C. Clock signals D. States E. The D outputs of the latches 12. In a state diagram, when are the transitions represented by the arcs taken: A. When the inputs connect to the outputs B. When the outputs connect to the inputs C. When there is a clock signal D. When the number of states changes E. When D outputs of the latches connect to the Q inputs of the flip-flops 13. What is the smallest number of flip-flops that will be needed to implement a finite state machine with ten states? A. 0 B. 1 C. 2 D. 3 E. 4 F. 5 14. What problem does the enable input of a D flip-flop solve? A. Race conditions when flip-flops go too fast. B. Clock skew when gates are inserted in the path of clock signals. C. Incomplete reset when clock pulses are too short. D. Incomplete reset when clock pulses are too fast. E. Not knowing what state a flip-flop is in. 15. On the back of an exam sheet, draw the symbol (only the symbol, not the internal structure) of the full MIPS register file (the one designed in the book, not the one from Assignment 4). A. Label all inputs and outputs meaningfully B. Show the number of bits for each input and output C. Mark your answer clearly with this question number (15).

16. On the back of an exam sheet draw the complete implementation of one 4-bit register, like the design from Assignment 4. A. Label the input and output pins of the register meaningfully. B. Use symbols (not the internal gates) to represent each flip-flop. C. Label the inputs and outputs of each flip-flop clearly. D. Mark your answer clearly with this question number (16). 17. Tell the two ways to prevent the result computed by the ALU from being saved in any of the registers of the MIPS register file. 18. On the back of an exam sheet draw a 4 3 multiplexer. A. Use a symbol to represent each one-output multiplexer; do not draw gates. B. Label all inputs and outputs meaningfully. C. Use bus nodes wherever possible. D. Indicate the number of wires in each bus node. 19. Answer the following questions about a 32M 4 SDRAM chip. If an item is not part of an SDRAM chip, use 0 (zero) as your answer. A. Number of Address wires: B. Number of Data Input wires: C. Number of Data Output wires: D. Number of Chip Select wires: E. Number of Function Code wires: F. Number of Write Enable wires: G. Number of Condition Code wires: 20. What is the purpose of tristate outputs? A. They triple the speed of the gates. B. They increase the speed of the gates by 200%. C. They allow the outputs of gates to be connected together. D. They simplify the boolean functions that use them. E. They prevent hackers from compromising the security of the system. 21. For the rs wires of the MIPS datapath: 22. For the rt wires of the MIPS datapath: 23. For the rd wires of the MIPS datapath:

24. For the R[rs] wires of the MIPS datapath: 25. For the R[rd] wires of the MIPS datapath: 26. Assume there is a 4-bit twoʼs complement variable named a_variable. Write a Verilog expression to sign extend the value to 8 bits. 27. What are the three possible inputs to the MIPS PC? 28. What do all the possible inputs to the PC have in common, and why? A. They all B. Because