I 2 C Trigger. 1. Purpose. 2. Hardware setup. 1.1 I 2 C Trigger. 2.1 Testing Connections. July.2011
|
|
- Marianna Riley
- 5 years ago
- Views:
Transcription
1 1. Purpose 1.1 I 2 C Trigger I 2 C Trigger Quick start of the I 2 C trigger and only for TravelLogic series logic analyzer. 2. Hardware setup 2.1 Testing Connections Connect CH0, CH1 to SW2.8(I 2 C SCK), SW2.7(I 2 C SDA) of the demo board as Diagram 1 below. Diagram1
2 3. Software July Start the I 2 C Trigger Run the LA Viewer and click in the toolbar or click Device-> Hardware settings. Refer to the Diagram 2 with the following steps: Step 1. Select I 2 C Trigger-4 (I 2 C Trigger-4CH mode). Step 2. Select sample rate (2 MHz), normally 5-10 times of the frequency of the target system. Step 3. Adjust the memory depth Diagram2 3.2 Threshold settings Click in the toolbar or click Device-> threshold settings. It is recommended to measure the I 2 C voltage first, and then set the proper threshold level. Please refer to Diagram3 & 4.
3 Diagram3 I 2 C voltage from a DSO: Max. 4.87V Min mV Set LA threshold level TTL at 1.6V. Diagram4 3.3 Add I 2 C Bus decode Click in the toolbar and select I 2 C, refer to Diagram5.
4 Diagram5 3.4 I 2 C Trigger Settings Select I 2 C Trigger Click in the toolbar and select I 2 C or click Device-> Trigger settings. Refer to Diagram6. Diagram 6
5 I 2 C Trigger Settings Dialog, refer to Diagram7. Diagram Channel SCL: 0, SDA: 1, refer to Diagram8. 0:CH 0 1:CH 1 Diagram Trigger Method There are 9 trigger methods, refer to Diagram9.
6 Diagram9 Method1: select Start frame of the data as the trigger condition. When the instrument Triggers, Cursor T will be on the start frame as Diagram10. S:Start W:12:Wr address 12h A:Ack Diagram10 Method2: select Re-Start to be the trigger condition. Method3: select Start or Re-Start to be the trigger condition. Method4: select Stop to be the trigger condition. Method5: select Missing Ack (same as NACK ) to be the trigger condition. Cursor T will be on the Start frame if the trigger succeeds under method1~5 as Diagram 10. Method6: select Match Sequently to be the trigger condition. 16 (most) levels of triggers can be set as Diagram 11. Each trigger level has three trigger options: Next, ThenIf or Then Trigger. Next means next trigger level; ThenIf means discontinuous trigger condition. Diagram11
7 Take Diagram11 for example, it s a 12 levels trigger. trigger condition. We take diagram11 for example, it s a 12 levels trigger condition. Each level must be set independently. Click the first level P1, an I 2 C Value Setting dialog will be shown as Diagram 12. Diagram12 i. Address There are Write, Read, and Don t care in Address section. Don t care means either Write or Read. a. Check Address in Diagram 13 to set Write address 12h as the trigger condition. Diagram13 b. If Address not checked and input 12h in Data/Address as Diagram 14, then Data is 12h will be triggered no mater the address is write or read.
8 Diagram14 ii. Check Acknowledge Choose ACK or NACK to check Acknowledge or check not Acknowledge; If Check Acknowledge is not checked, and then it means Don t care. iii. Data/Address There are two types of he value for the trigger conditions: binary code or hexadecimal code, ex: b or 12h. Also, the instrument can trigger 10h, 20h, 30h if the trigger condition is X0h or 00XX0000b (X or x: Don t care) as Diagram 15. = :equal to > :more than >= :more than or equal to.!= :is not equal to < :less than <= :less than or equal to. Diagram15 Cursor T will be on the NACK frame when the trigger succeeds as Diagram 16.
9 A:ACK 34:Data : 34h N:NACK Diagram16 Method7: select All Match to be the trigger condition that means all of each level condition must be matched like P1 Data > 30h and P2 Data < 40h as Diagram 17. Diagram17 Cursor T will be on the frame Data = 36h since P1: Data > 30h and P2: Data < 40h are matched as Diagram18. Diagram18
10 Method8: select Any Match to be the trigger condition, then the instrument will trigger if any trigger condition is matched. Method 9: select Timing Violation to be the trigger condition and there are 8 timing violation conditions as Diagram 19. The instrument will trigger when the time is less than the value set that will help users to find out the timing problems. Refer to the Diagram20; we will explain them one by one as following. Diagram19 i. tsu;sta (Red 1) It means Re-Start setup time. Diagram20 ii. thd;sta (Blue 2) It means Re-Start hold time. iii. tsu;dat (Blue 3) It means Data setup time. iv. thd;dat (Red 4) It means Data hold time.
11 v. tsu;sto (Red 5) It means Stop setup time. vi. tbuf (Blue 6) It means Bus free time between Start frame and Stop frame. vii. tlow (Red 7) SCL signal stays low state. viii. thigh (Blue 8) SCL signal stays high state. For example, if tsu;sta 14605ns is set and the instrument triggers as Diagram 21 where the time between cursor T and A is -14.6us (14600 ns < 14605ns). Diagram21
12 3.4.4 Pass Count Pass Count will pass N times that triggers occurred in the non-sequential trigger condition. For example, the trigger will pass three times in P3 (non-sequential trigger condition) and trigger at the fourth time as Diagram 22. Diagram Pass Count Type If Pass Count Type is checked, the loop will run from the first trigger condition (P1) as Diagram 23. Diagram Data match with P1 address This function is only available in Match Sequentially and P1 must be set as address and followed by data. For example, if we want to trigger Rd Address 12h, Data 35h in the following signal: Write 22h, Data 52h, 33h, 39h, 21h, 35h Read 12h, Data 33h, 35h, 24h, 15h, 26h Read 24h, Data 37h, 35h, 85h, 46h, 31h
13 Set the trigger conditions like P1: Read Address 12h, P2: Data 35h and select ThenIf between P1 and P2, then check Data match with P1 address as Diagram 24. Diagram24 The instrument will trigger and cursor T will be on the frame Data 35h as Diagram 25 Diagram Capture Click in the toolbar or click Device-> Run setting to capture the waveform.
14 4 FAQ Q1:How to set I 2 C trigger conditions to trigger the NACK of the frame Data 25h? A1: 1. Select Match Sequently in Trigger Method. 2. Click P1 and select Then Trigger. 3. Check Check Acknowledge and select NACK. 4. Input value 25h in Data/Address and select = as Diagram 26. Diagram26 Q2:How to set I 2 C trigger conditions to trigger he frame Rd address 26h in the following I 2 C signal: Read 26h, Data 36h, 28h, 35h, 45h? A2: 1. Select Match Sequently in Trigger Method. 2. Click P1 and select Then Trigger. 3. Check Address and select Read. 4. Input value 26h or b in Data/Address and select = as Diagram 27.
15 Diagram27 Q3:How to set I 2 C trigger conditions to trigger the frame Data 20h, 21h, 22h, 23h in the following I 2 C signal: Write 26h, Data 22h, 21h, 23h, 20h, 29h? A3: 1. Select Match Sequently in Trigger Method. 2. Click P1 and select Then Trigger (21h) (22h) (23h) (29h) (20h) Change the last two bits to XX (Don t care). 3. Input value XXb in Data/Address and select = as Diagram 28.
16 Diagram28 Q4:How to set I 2 C trigger conditions to trigger other frame except Data 20h, 56h, 25h in the following I 2 C signal: Write 12h, Data 20h, 56h, 25h, 34h, 22h? A4:Select All Match trigger method as Diagram 29. Diagram29
17 Click P1 ( Used ) and input the value 20h in Data/Address and select!= as Diagram 30 with P2 and P3 the same settings. Diagram30 The instrument triggers and cursor T will be on the frame Data 34h where all three trigger conditions P1, P2 and P3 are matched as Diagram 31. Diagram31 Q5:Why cursor T not be on the second Start frame if Start is the trigger condition and Pass Count = 1 as Diagram 32? Diagram32 A5:The instrument can not recognize the first start frame as Start or Re-Start frame if there is no Stop frame. Q6:How can we set the trigger conditions to measure the address error when there are two I 2 C devices connected to the host system and work at the same time?
18 A6:Assume one I 2 C address is 10h and another is 20h. Set the trigger conditions as the following steps. 1. Select All Match in Trigger Method. 2. Select P1/P2 as Used and click P1/P2. 3. Check Address and select Don t care. 4. Input the value 10h/20h in Data/Address and select!= as Diagram 33 Diagram33 The instrument triggers and cursor T will be on Rd Address 17h where P1 and P2 trigger conditions are matched at the same time as Diagram 34 Diagram34 Q7:How to trigger the idle time less than 40us between Start and Stop in the I 2 C signal? A7: 1. Select Timing Violation in Trigger Method. 2. Check tbuf and input ns as Diagram 35
19 Diagram35 The instrument will trigger as Diagram 36 Diagram36
20 5 I 2 C Glitch/Noise In I 2 C measurement, when the target signal transits slowly and bounces, then the instrument might see many glitches/noises as Diagram 37 Diagram37 These glitches/noises may cause errors in I 2 C analysis; three solutions might fix such errors. 1. Lower the instrument s sampling rate. Lower the sampling rate to avoid high frequency glitches/noises. Advantage: easy to use. Disadvantage: may miss the valid I 2 C signal. 2. Click Glitch Filter Settings in Diagram 38 to show Diagram 39 to set pulse width as filter conditions to filter the high frequency glitches/noises. Advantage: easy to use. Disadvantage: may miss the glitches/noises caused by other reasons.
21 Diagram38 In Diagram 37, the clock glitch (CH 0) is about 5ns. So, check CH0 and set Filter less than 10ns pulse as Diagram 39, then the instrument will filter all glitches that are less than 10ns. Then capture once, LA will filter the glitch is less than 10ns. Diagram39 3. Use Schmitt circuit, that is the best solution, as Diagram 40 and Diagram 41. Use two threshold voltages (voltage-high, voltage-low) to filter the glitches/noises occurred when the target signal transits slowly and bounces between the two threshold voltages.
22 Diagram40 Diagram41 Schmitt circuit is only available for the TravelLogic series logic analyzers. The two threshold voltages (Threshold-High, Threshold-Low) are group 1 channels (Channel 0-17) and group 2 channels (Channel 18-35). Set I 2 C Clock (CH0) and I 2 C Data (CH1) threshold- high: 2.75V, threshold-low: 1V as Diagram 42, then run captures, I 2 C signal shall be measured correctly.
23 Contact us Website: Acute Technology Inc. 2F-8, #12, Ln. 609, Sec. 5, Chongxin Rd., Sanchong Dist., New Taipei City 24159, Taiwan TEL: FAX: Acute Technology Inc. Copyright 2011
HT9B92 RAM Mapping 36 4 LCD Driver
RAM Mapping 36 4 LCD Driver Feature Logic Operating Voltage: 2.4V~5.5V Integrated oscillator circuitry Bias: 1/2 or 1/3; Duty: 1/4 Internal LCD bias generation with voltage-follower buffers External pin
More informationThe outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).
1 The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs
More informationSerial Decode I2C TEN MINUTE TUTORIAL. December 21, 2011
Serial Decode I2C TEN MINUTE TUTORIAL December 21, 2011 Summary LeCroy oscilloscopes have the ability to trigger on and decode multiple serial data protocols. The decode in binary, hex, or ASCII format,
More informationIdentifying Setup and Hold Violations with a Mixed Signal Oscilloscope APPLICATION NOTE
Identifying Setup and Hold Violations with a Mixed Signal Oscilloscope Introduction Timing relationships between signals are critical to reliable operation of digital designs. With synchronous designs,
More informationViewing Serial Data on the Keysight Oscilloscopes
Ming Hsieh Department of Electrical Engineering EE 109L - Introduction to Embedded Systems Viewing Serial Data on the Keysight Oscilloscopes by Allan G. Weber 1 Introduction The four-channel Keysight (ex-agilent)
More informationEM6126 EM MICROELECTRONIC - MARIN SA. Digitally programmable 65 and 81 multiplex rate LCD Controller and Driver. Features. Typical Applications
EM MICROELECTRONIC - MARIN SA EM616 Digitally programmable 65 and 81 multiplex rate LCD Controller and Driver Features Slim IC for COG, COF and COB technologies I C & Serial bus interface Internal display
More informationBusFinder Series. LA3000 Series 2 in 1 Analyzer (Protocol + Logic) Manual
BusFinder Series. LA3000 Series 2 in 1 Analyzer (Protocol + Logic) Manual Publish: 2018/06 1 Table of Contents Chapter 1 Installation and Setting... 4 Hardware Installation... 4 Appearance and Functions
More informationMSO-28 Oscilloscope, Logic Analyzer, Spectrum Analyzer
Link Instruments Innovative Test & Measurement solutions since 1986 Store Support Oscilloscopes Logic Analyzers Pattern Generators Accessories MSO-28 Oscilloscope, Logic Analyzer, Spectrum Analyzer $ The
More informationViewing Serial Data on the Keysight Oscilloscopes
Ming Hsieh Department of Electrical Engineering EE 109L - Introduction to Embedded Systems Viewing Serial Data on the Keysight Oscilloscopes by Allan G. Weber 1 Introduction The four-channel Keysight (ex-agilent)
More information1.1 Acute Logic Analyzers
Table Chapter 1 Introduction ------------------------------------------------------------- 6 1.1 Acute Logic Analyzers ------------------------------------------------------------------------ 7 1.2 Packing
More informationAgilent 6000 Series Oscilloscope Demo Guide
Agilent 6000 Series Oscilloscope Demo Guide Agilent 6000 Series Oscilloscope Demo Guide A series of portable oscilloscopes for today s and tomorrow s projects. In the next few minutes you will experience
More informationAdvanced Troubleshooting with Oscilloscopes 9000 Scope Hands-on Labs
Advanced Troubleshooting with Oscilloscopes 9000 Scope Hands-on Labs Page Lab 1: Scope-based Protocol Analysis 2 Lab 2: Measurements & Analysis 10 Lab 3: InfiniiScan Zone-qualified Triggering 19 Lab 4:
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationAgilent I 2 C Debugging
546D Agilent I C Debugging Application Note1351 With embedded systems shrinking, I C (Inter-integrated Circuit) protocol is being utilized as the communication channel of choice because it only needs two
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationName: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci
Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Digital Fundamentals CETT 1425 Lab 7 Asynchronous Ripple Counters Name: Date: Objectives: To
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More informationThe XYZs of Logic Analyzers
L o g i c A n a l y z e r s ii The XYZs of Logic Analyzers Contents Introduction 1 Where It All Began 1 The Digital Oscilloscope 1 The Logic Analyzer 3 Logic Analyzer Architecture and Operation 5 Probe
More informationECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis
ECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis 1) Start the Xilinx ISE application, open Start All Programs Xilinx ISE 9.1i Project Navigator or use the shortcut on
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationHow to Use a Mixed Signal Oscilloscope to Test Digital Circuits APPLICATION NOTE
How to Use a Mixed Signal Oscilloscope to Test Digital Circuits APPLICATION NOTE Application Note Figure 1. Mixed logic families (TTL & LVPECL) threshold settings on the same MDO4000 digital probe pod.
More informationPC Oscilloscope Spectrum Analyzer Logic Analyzer
PC Oscilloscope Spectrum Analyzer Logic Analyzer DSO-29xxA&B Series User s Manual Revision I http://www.clock-link.com.tw Associates Contents...4 Install Hardware...4 Install Software...4 Guide to operation...4
More informationLogic Analyzer Triggering Techniques to Capture Elusive Problems
Logic Analyzer Triggering Techniques to Capture Elusive Problems Efficient Solutions to Elusive Problems For digital designers who need to verify and debug their product designs, logic analyzers provide
More informationHow to Use a Mixed Signal Oscilloscope to Test Digital Circuits
How to Use a Mixed Signal Oscilloscope to Test Digital Circuits Application Note The ability to present both analog and digital representations of signals make mixed signal oscilloscopes (MSOs) ideal for
More informationSDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses
GHz PLL with I 2 C Bus and Four Chip Addresses Preliminary Data Features 1-chip system for MPU control (I 2 C bus) 4 programmable chip addresses Short pull-in time for quick channel switch-over and optimized
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationDM Segment Decoder Driver Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder Driver Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More informationCPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH
CPE 200L LABORATORY 3: SEUENTIAL LOGIC CIRCUITS DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Learn to use Function Generator and Oscilloscope on the breadboard.
More informationDiagonal 6.28 mm (Type 1/3) CMOS Solid-state Image Sensor with Square Pixel for Color Cameras
Diagonal 6.28 mm (Type /3) CMOS Solid-state Image Sensor with Square Pixel for Color Cameras IMX238LQJ-C Description The IMX238LQJ-C is a diagonal 6.28 mm (Type /3) CMOS active pixel type solid-state image
More informationDatasheet SHF A
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 19120 A 2.85 GSa/s
More informationQuick Signal Integrity Troubleshooting with Integrated Logic Analyzers & Oscilloscopes
Application Overview Quick Signal Integrity Troubleshooting with Integrated Logic Analyzers & Oscilloscopes Meeting Fast Edge Signal Integrity Challenges Fast product development requires fast and efficient
More informationMODULAR DIGITAL ELECTRONICS TRAINING SYSTEM
MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MDETS UCTECH's Modular Digital Electronics Training System is a modular course covering the fundamentals, concepts, theory and applications of digital electronics.
More informationME 515 Mechatronics. Introduction to Digital Electronics
ME 55 Mechatronics /5/26 ME 55 Mechatronics Digital Electronics Asanga Ratnaweera Department of Faculty of Engineering University of Peradeniya Tel: 8239 (3627) Email: asangar@pdn.ac.lk Introduction to
More informationDM Segment Decoder/Driver/Latch with Constant Current Source Outputs
7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive
More informationLow-speed serial buses are used in wide variety of electronics products. Various low-speed buses exist in different
Low speed serial buses are widely used today in mixed-signal embedded designs for chip-to-chip communication. Their ease of implementation, low cost, and ties with legacy design blocks make them ideal
More informationToday 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays
Today 3/8/ Lecture 8 Sequential Logic, Clocks, and Displays Flip Flops and Ripple Counters One Shots and Timers LED Displays, Decoders, and Drivers Homework XXXX Reading H&H sections on sequential logic
More informationReview of digital electronics. Storage units Sequential circuits Counters Shifters
Review of digital electronics Storage units Sequential circuits ounters Shifters ounting in Binary A counter can form the same pattern of 0 s and 1 s with logic levels. The first stage in the counter represents
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationDigital Circuits I and II Nov. 17, 1999
Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits
More informationLAX_x Logic Analyzer
Legacy documentation LAX_x Logic Analyzer Summary This core reference describes how to place and use a Logic Analyzer instrument in an FPGA design. Core Reference CR0103 (v2.0) March 17, 2008 The LAX_x
More informationAN-822 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Synchronization of Multiple AD9779 Txs by Steve Reine and Gina Colangelo
More informationAK8813. NTSC/PAL Digital Video Encoder GENERAL DESCRIPTION FEATURES
AK8813 NTSC/PAL Digital Video Encoder GENERAL DESCRIPTION The AK8813 is low voltage, low power and small packaged Digital Video Encoder. It is suitable for a STB or Digital TV. It converts ITU-R.BT601/656
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More informationNew implementations of two old concepts may make Fast single-ended reliable using conventional cable technology. The two concepts are:
Date: 17 Oct 90 X3T9.2/90-159R0 From: Kurt Chan, X3T9.2 Principal, Hewlett-Packard To: X3T9.2 Membership Subject: REQ/ACK signal quality and Fast Single-ended New implementations of two old concepts may
More informationGDB-03 Demo Module USER MANUAL GW INSTEK PART NO. 82DB-03000M01 ISO-9001 CERTIFIED MANUFACTURER
GDB-03 Demo Module USER MANUAL GW INSTEK PART NO. 82DB-03000M01 ISO-9001 CERTIFIED MANUFACTURER This manual contains proprietary information, which is protected by copyright. All rights are reserved. No
More informationTopics of Discussion
Digital Circuits II VHDL for Digital System Design Practical Considerations References: 1) Text Book: Digital Electronics, 9 th editon, by William Kleitz, published by Pearson Spring 2015 Paul I-Hai Lin,
More informationIntroduction to Sequential Circuits
Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous
More informationFLIP-FLOPS AND RELATED DEVICES
C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop
More informationLogic Analyzer Auto Run / Stop Channels / trigger / Measuring Tools Axis control panel Status Display
Logic Analyzer The graphical user interface of the Logic Analyzer fits well into the overall design of the Red Pitaya applications providing the same operating concept. The Logic Analyzer user interface
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More informationPHYS 3322 Modern Laboratory Methods I Digital Devices
PHYS 3322 Modern Laboratory Methods I Digital Devices Purpose This experiment will introduce you to the basic operating principles of digital electronic devices. Background These circuits are called digital
More informationOperator's Manual. MS-250 Mixed Signal Oscilloscope Option
Operator's Manual MS-250 Mixed Signal Oscilloscope Option MS-250 Mixed Signal Oscilloscope Option Operator's Manual April, 2017 MS-250 Mixed Signal Oscilloscope Option Operator's Manual 2017 Teledyne
More informationMSO/DPO2000, MSO/DPO3000, and MSO/DPO4000 Series Oscilloscope Demo 2 Board
x MSO/DPO2000, MSO/DPO3000, and MSO/DPO4000 Series Oscilloscope Demo 2 Board ZZZ Instruction Manual *P071234701* 071-2347-01 xx MSO/DPO2000, MSO/DPO3000, and MSO/DPO4000 Series Oscilloscope Demo 2 Board
More informationAK8817VQ NTSC/PAL Digital Video Encoder
AK8817VQ NTSC/PAL Digital Video Encoder General Description The AK8817VQ is a Digital Video Encoder for Portable and Mobile application. ITU-R BT.601 level compatible Y, Cb,and Cr signals which correspond
More information100MHz 2[4] Channel Digital Oscilloscope HMO1022 [HMO1024]
100MHz 2[4] Channel Digital Oscilloscope HMO1022 [HMO1024] HMO1024 Carrying Case HZO90 Component Tester/Bus Signal Ethernet/USB Dual-Interface HO730 (Option) R 2 GSa/s Real Time, Low Noise Flash A/D Converter
More informationDM Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More informationAnalog Discovery Scope and Waveform Generator Edited 11/15/2016 by Eric Scotti & DGH
Analog Discovery Scope and Waveform Generator Edited 11/15/2016 by Eric Scotti & DGH Specifications The Analog Discovery contains several devices but we will likely only use the 2 channel oscilloscope
More informationCS3350B Computer Architecture Winter 2015
CS3350B Computer Architecture Winter 2015 Lecture 5.2: State Circuits: Circuits that Remember Marc Moreno Maza www.csd.uwo.ca/courses/cs3350b [Adapted from lectures on Computer Organization and Design,
More informationChapter 3: Sequential Logic Systems
Chapter 3: Sequential Logic Systems 1. The S-R Latch Learning Objectives: At the end of this topic you should be able to: design a Set-Reset latch based on NAND gates; complete a sequential truth table
More informationAgilent Technologies Pulse Pattern and Data Generators Digital Stimulus Solutions
Agilent Technologies Pattern and Data Generators Digital Stimulus Solutions Leading pulse, pattern, data and clock generation for all test needs in digital design and manufacturing Pattern Generators Agilent
More informationLCD Segment Drivers Standard Segment Drivers BU9795AKV,BU9795AFV,BU9795AGUW,BU9794AKV,BU97950FUV Rev.A 1/14
LCD Segment Drivers Standard Segment Drivers BU9795AKV,BU9795AFV,BU9795AGUW,BU9794AKV,BU97950FUV No.10044EAT06 Description ROHM standard function segment series achieve UltraLow power consumption. Also
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationLaboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics
More informationPower Supply and Watchdog Timer Monitoring Circuit ADM9690
a FEATURES Precision Voltage Monitor (4.31 V) Watchdog Timeout Monitor Selectable Watchdog Timeout 0.75 ms, 1.5 ms, 12.5 ms, 25 ms Two RESET Outputs APPLICATIONS Microprocessor Systems Computers Printers
More information(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
More informationBER MEASUREMENT IN THE NOISY CHANNEL
BER MEASUREMENT IN THE NOISY CHANNEL PREPARATION... 2 overview... 2 the basic system... 3 a more detailed description... 4 theoretical predictions... 5 EXPERIMENT... 6 the ERROR COUNTING UTILITIES module...
More informationLab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)
Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits - COUNTERS - LATCHES (review) S-R R Latch S-R R Latch Active-LOW input INPUTS OUTPUTS S R Q Q COMMENTS Q
More informationcascading flip-flops for proper operation clock skew Hardware description languages and sequential logic
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationDebugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes
Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes Application Note What you will learn: This document focuses on how Visual Triggering, Pinpoint Triggering, and Advanced Search
More informationAgilent InfiniiVision 7000 Series Oscilloscopes
Agilent InfiniiVision 7000 Series Oscilloscopes Evaluation Kit Guide Agilent Technologies Notices Agilent Technologies, Inc. 2008 No part of this manual may be reproduced in any form or by any means (including
More informationMarks and Grades Project
Marks and Grades Project This project uses the HCS12 to allow for user input of class grades to determine the letter grade and overall GPA for all classes. Interface: The left-most DIP switch (SW1) is
More informationPicoScope 6407 Digitizer
YE AR PicoScope 6407 Digitizer HIGH PERFORMANCE USB DIGITIZER Programmable and Powerful 1 GHz bandwidth 1 GS buffer size 5 GS/s real-time sampling Advanced digital triggers Built-in function generator
More informationReport on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533
Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip
More informationSN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR
OCTAL D-TYPE FLIP-FLOP WITH CLEA SDLS090 OCTOBE 9 EVISED MACH 9 Contains Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct Clear Inputs Individual Data Input to Each Flip-Flop Applications
More informationDr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008
Page 1 Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008 Instructions: This examination paper includes 13 pages and 20 multiple-choice questions starting on page 3. You are responsible for ensuring
More informationWhat's the SPO technology?
What's the SPO technology? SDS2000 Series digital storage oscilloscope, with bandwidth up to 300 MHz, maximum sampling rate 2GSa/s, a deep memory of 28Mpts, high capture rate of 110,000wfs/s, multi-level
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More informationHDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer
1 P a g e HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer Objectives: Develop the behavioural style VHDL code for D-Flip Flop using gated,
More informationAnalyzing 8b/10b Encoded Signals with a Real-time Oscilloscope Real-time triggering up to 6.25 Gb/s on 8b/10b encoded data streams
Presented by TestEquity - www.testequity.com Analyzing 8b/10b Encoded Signals with a Real-time Oscilloscope Real-time triggering up to 6.25 Gb/s on 8b/10b encoded data streams Application Note Application
More informationUSBee DX Test Pod Users Manual. CWAV
USBee DX Test Pod Users Manual CWAV www.usbee.com 2 USBee DX Test Pod User s Manual USBee DX Test Pod Users Manual CWAV www.usbee.com (951) 693-3065 support@usbee.com USBee DX Test Pod User s Manual 3
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationDigital Electronics II 2016 Imperial College London Page 1 of 8
Information for Candidates: The following notation is used in this paper: 1. Unless explicitly indicated otherwise, digital circuits are drawn with their inputs on the left and their outputs on the right.
More informationDecade Counters Mod-5 counter: Decade Counter:
Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5
More informationEBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS
EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 Tech. 3267 E Second edition January 1992 CONTENTS Introduction.......................................................
More informationPC Oscilloscope Spectrum Analyzer Logic Analyzer
PC Oscilloscope Spectrum Analyzer Logic Analyzer DSO-50x12 Series User s Manual Revision I http://www.clock-link.com.tw Accessories Contents... 2 System Requirements... 2 Installing Hardware... 2 Installing
More informationECE 4510/5530 Microcontroller Applications Week 3 Lab 3
Microcontroller Applications Week 3 Lab 3 Dr. Bradley J. Bazuin Associate Professor Department of Electrical and Computer Engineering College of Engineering and Applied Sciences Lab 3 Elements Hardware
More informationFlip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001
Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/11/2001 Objectives Recognize the various IEEE/ANSI flip-flop symbols. Use state transition diagrams to describe counter operation. Use flip-flops in
More informationR3B Si TRACKER CABLE TEST REPORT
R3B Si TRACKER CABLE TEST REPORT Author: Mos Kogimtzis Date: 22/05/2012 Department: NPG, Technology Project: R3B Si Tracker Detector Customer: Internal 1. Scope The aim of the test described below is to
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationBenefits of the R&S RTO Oscilloscope's Digital Trigger. <Application Note> Products: R&S RTO Digital Oscilloscope
Benefits of the R&S RTO Oscilloscope's Digital Trigger Application Note Products: R&S RTO Digital Oscilloscope The trigger is a key element of an oscilloscope. It captures specific signal events for detailed
More informationTopic 8. Sequential Circuits 1
Topic 8 Sequential Circuits 1 Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Rabaey Chapter 7 URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk 1 Based on
More informationTIL311 HEXADECIMAL DISPLAY WITH LOGIC
TIL311 Internal TTL MSI IC with Latch, Decoder, and Driver 0.300-Inch (7,62-mm) Character Height Wide Viewing Angle High Brightness Left-and-Right-Hand Decimals Constant-Current Drive for Hexadecimal Characters
More information16 Stage Bi-Directional LED Sequencer
16 Stage Bi-Directional LED Sequencer The bi-directional sequencer uses a 4 bit binary up/down counter (CD4516) and two "1 of 8 line decoders" (74HC138 or 74HCT138) to generate the popular "Night Rider"
More informationSolutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Sequential Logic Stephen A. Edwards Columbia University Fall 2012 State-Holding Elements Bistable Elements Equivalent circuits; right is more traditional. Two stable states:
More informationBUSES IN COMPUTER ARCHITECTURE
BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.
More informationAgilent N6465A emmc Compliance Test Application
Agilent N6465A emmc Compliance Test Application Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2013 No part of this manual may be reproduced in any form or by any means
More information