A Quasi-Static Optoelectronic ATM Switch
|
|
- Cory Payne
- 6 years ago
- Views:
Transcription
1 A Quasi-Static Optoelectronic ATM Switch (NSF Grant ) Polytechnic University
2 Project Objectives and Challenging Issues Objectives: Based on the concept of the path switching, we propose a multiterabit/s multicast ATM switch architecture that interconnects electronic switch modules with a quasi-static controlled optical interconnection network (OIN). Routing in the OIN is redetermined to avoid slot-by-slot processing and to provide flexible switching capacity on virtual path level. The surrounding electronic switch modules support multicasting, fast dynamic routing, and statistical multiplexing to compensate the quasi-static routing in the OIN to achieve totally a multi-terabit/s switching capacity. This quasi-static switching architecture simplifies the design of a multi-terabit/s ATM switch to specially featured 10 Gbit/s switch modules: the electronic multicast input and output modules and optical central interconnection, which are all feasible with existing technology. We will investigate several approaches of performing output contention resolution within multicast electronic switch modules: determine a cost-effective design for each approach, study the performance in terms of throughput, cell delay and loss rate, and finally identify the best approach that has high performance and feasible construction complexity. 03/10/2002 H. Jonathan Chao 2
3 WDM-ATM Multicast (3M) Switch 03/10/2002 H. Jonathan Chao 3
4 Photonic ATM Front-End Processor 03/10/2002 H. Jonathan Chao 4
5 Optical Shared Memory Switch Fabric and Route Controller 03/10/2002 H. Jonathan Chao 5
6 WDM Loop Memory 03/10/2002 H. Jonathan Chao 6
7 Cell Delineation Unit Objective: Identify cell boundary Methods of cell delineation The use of empty cells It could take some time before the next empty cell will appear The inserting of periodic cells Trade off between repeating rate and fast confirmation The inserting of simple pattern in every cell Unreliable The checking of the header error code (HEC) 03/10/2002 H. Jonathan Chao 7
8 Cell Format Cells back to back, no SONET frame structure Cell length = 64 bytes, arbitrarily chosen for experiment Guard time : Time reserved for compensating slow response of optical devices 03/10/2002 H. Jonathan Chao 8
9 Block Diagram of Cell Delineation Unit 03/10/2002 H. Jonathan Chao 9
10 VCI Overwrite Unit Objective: Replace VPI/VCI and HEC bytes optically Key components and functions VCI lookup table Maintain new header data in the memory (EPROMs) Parallel to serial converter Switching-controlling signal generator Generate a 6-bytes of pulse in every cell slot Control on-off of optical switch Optical devices Laser driver and DFB Diode Laser A 2x1 optical switch 03/10/2002 H. Jonathan Chao 10
11 Block Diagram of VCI Overwrite Unit 03/10/2002 H. Jonathan Chao 11
12 Cell Synchronization Unit Align optical ATM cells from different inputs to ¼bit resolution (100ps at 2.5 Gb/s line rate, or 2cm optical delay line) Align input cell streams to a reference cell clock Coarse synchronization circuit Use a high-speed 9-bit counter to adjust the phase difference between 1 to 511 bits Fine synchronization circuit Use sampling concept (each two samples apart by 100ps) to adjust the phase difference of 100, 200 or 300ps; i.e. ¼, ½, and ¾bit 03/10/2002 H. Jonathan Chao 12
13 Block Diagram of Cell Synchronization Unit 03/10/2002 H. Jonathan Chao 13
14 Fine Adjustment Circuit 03/10/2002 H. Jonathan Chao 14
15 Summary of Three PCB Characteristics 03/10/2002 H. Jonathan Chao 15
16 Route Controller Unit Objective: Control the loop memory for cell switching Methods of switching control: Treat wavelengths as memory units, then it behaves like a shared memory switch Maintaining two FIFOs to store wavelength IDs destined for each output port respectively Maintaining one FIFO to store idle wavelength IDs that can be allocated to input cells Wavelength IDs pulled out from output FIFOs are recycled back to idle wavelength FIFO for future use. 03/10/2002 H. Jonathan Chao 16
17 Route Controller Block Diagram R0&R1 Ref_Clk ECL - TTL Logic Conversion Ref_Clk (0V ~ +5V) Clock Synthesizer R0&R1 Cell_Clk HF_Clk Ouput 1 Ouput Idle Wavelength FIFO Pool Control State Machine Signal Delay Adjustment WC1[1..4] WC2[1..4] S[1..4] O[1..4] LVTTL - TTL Logic Conversion & Driver Laser Set #1 Control Laser Set #2 Control 1x2 Switch Control Ouput Port Control Delay Adjustment Control Reg_clk Reg_Addr Reg_Val Clock Manag ement Delay Register File FPGA FGPA Confuguration 03/10/2002 H. Jonathan Chao 17
18 Route Controller Board Picture Route Controller 03/10/2002 H. Jonathan Chao 18
19 Testing Setup of Cell Delineation & VCI Overwrite Units 03/10/2002 H. Jonathan Chao 19
20 Cell Delineation & VCI Overwrite Units Setup Picture 03/10/2002 H. Jonathan Chao 20
21 Optical Setup for 2x2 Loop Switch WC1_1 LD <?1> Data_in 1 Data_in 2 Tunable DC Bias Sampling Ocilliscope O/E WC1_2 WC1_3 WC1_4 LD <?2> LD <?3> LD <?4> Coupler 4x1 Coupler Modulator Modulator CPL 2x1 Coupler 2x2 Coupler Fiber Delay Line Coupler 4x1 Coupler Data_out 1 Attenuator Tunable Attenuator & Power Monitor AWG Wavelength Splitter WC2_1 WC2_2 WC2_3 WC2_4 LD <?1> LD <?2> LD <?3> LD <?4> Coupler 4x1 Coupler EDFA Optical Amplifier WDM LOOP Coupler 4x1 Coupler?1?2?3?4 1x2 Switch 1x2 Switch 1x2 Switch 1x2 Switch Coupler 4x1 Coupler Data_out 2 Electrical Signal Optical Signal 03/10/2002 H. Jonathan Chao 21
22 Optical Setup Picture I VCI Overwriting 03/10/2002 H. Jonathan Chao 22
23 Optical Setup Picture II 2x2 Loop Switch 03/10/2002 H. Jonathan Chao 23
24 Optical Setup Picture III Wavelength Converter 03/10/2002 H. Jonathan Chao 24
All-optical Write/Read Memory for 20 Gb/s Data Packets
All-optical Write/Read Memory for 20 Gb/s Data Packets M. Kalyvas, C. Bintjas, K. Zoiros, T. Houbavlis, H. Avramopoulos, L. Occhi, L. Schares, G. Guekos, S. Hansmann and R. Dall Ara We demonstrate a writeable
More informationTHE multidisciplinary nature and advanced technical level
138 IEEE TRANSACTIONS ON EDUCATION, VOL. 42, NO. 2, MAY 1999 An Optical Communication Design Laboratory John A. Buck, Senior Member, IEEE, Henry W. L. Owen, III, Member, IEEE, John P. Uyemura, Senior Member,
More informationDigital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3
Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3 A modified version of Digital Transmission System Signaling Protocol, Written by Robert W. Freund, September 25, 2000. Prepared
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationOptical shift register based on an optical flip-flop memory with a single active element Zhang, S.; Li, Z.; Liu, Y.; Khoe, G.D.; Dorren, H.J.S.
Optical shift register based on an optical flip-flop memory with a single active element Zhang, S.; Li, Z.; Liu, Y.; Khoe, G.D.; Dorren, H.J.S. Published in: Optics Express DOI: 10.1364/OPEX.13.009708
More informationBABAR IFR TDC Board (ITB): system design
BABAR IFR TDC Board (ITB): system design Version 1.1 12 december 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Introduction TDC readout of the IFR will be used during BABAR data taking to
More informationModel 4700 Photodiode Characterizer
Model 4700 Photodiode Characterizer Complete PD Measurement system The 4700 Photodiode Characterizer is a complete photodiode test system. It will characterize PDs or APDs (upcoming) without the need for
More informationA MISSILE INSTRUMENTATION ENCODER
A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationC8000. switch over & ducking
features Automatic or manual Switch Over or Fail Over in case of input level loss. Ducking of a main stereo or surround sound signal by a line level microphone or by a pre recorded announcement / ad input.
More informationAI-1204Z-PCI. Features. 10MSPS, 12-bit Analog Input Board for PCI AI-1204Z-PCI 1. Ver.1.04
10MSPS, 12-bit Analog Board for PCI AI-1204Z-PCI * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus-compliant interface board that expands
More informationINTERNATIONAL TELECOMMUNICATION UNION
INTERNATIONAL TELECOMMUNICATION UNION ITU-T TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU G.983.1 Amendment 1 (11/2001) SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Digital
More informationHeadend Optics Platform (CH3000)
arris.com Headend Optics Platform (CH3000) High Density RFPON Headend Solution FEATURES High density RFPON tailored solution 1550 nm broadcast support 1610 nm RFoG return Supports GEPON, GPON, 10GEPON,
More informationModel 5240 Digital to Analog Key Converter Data Pack
Model 5240 Digital to Analog Key Converter Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0 This data pack provides detailed installation, configuration and operation information for the 5240 Digital
More informationTrigger synchronization and phase coherent in high speed multi-channels data acquisition system
White Paper Trigger synchronization and phase coherent in high speed multi-channels data acquisition system Synopsis Trigger synchronization and phase coherent acquisition over multiple Data Acquisition
More informationMULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM
MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION INSTRUCTION MANUAL DVM-1000 DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM MULTIDYNE Electronics, Inc. Innovations in Television
More informationComputer Organization & Architecture Lecture #5
Computer Organization & Architecture Lecture #5 Shift Register A shift register is a register in which binary data can be stored and then shifted left or right when a shift signal is applied. Bits shifted
More information8 Ports. 16 Ports. ED5219LGT Series. CATV Single Channel EDFA 1310nm Forward Optical Transmitter
8 Ports 16 Ports CATV Single Channel EDFA 1310nm Forward Optical Transmitter The ACI ED5219LGT series is a high-power multi-ports EDFA optical booster with gain spectrum bandwidth from 1545 to 1563 nm
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationINTRODUCTION TO ELECTRICAL & COMPUTER ENGINEERING EAGLE PROJECT
INTRODUCTION TO ELECTRICAL & COMPUTER ENGINEERING EAGLE PROJECT Assistant Professor: Xingwei Wang WHAT IS EAGLE Eagle WHAT IS EAGLE Eagle (Easily Applicable Graphical Layout Editor) WHAT IS EAGLE Eagle
More informationExperiment: FPGA Design with Verilog (Part 4)
Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment: FPGA Design with Verilog (Part 4) 1.0 Putting everything together PART 4 Real-time Audio Signal Processing In this part
More informationMTS/T-BERD 8000 Platform
Key Features New optical design for field applications 50% reduction in size and weight for true OSNR measurements in ROADM networks Full spectral range of 1250 to 1650 nm for DWDM and CWDM testing High-resolution
More informationLab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017
University of Texas at El Paso Electrical and Computer Engineering Department EE 2169 Laboratory for Digital Systems Design I Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift
More informationInvestigation of Two Bidirectional C + L Band Fiber Amplifiers with Pumping Sharing and Wavelength Reused Mechanisms
50 PIERS Proceedings, Taipei, March 25 28, 203 Investigation of Two Bidirectional C + L Band Fiber Amplifiers with ing Sharing and Wavelength Reused Mechanisms S. K. Liaw, Y. L. Yu, Y. C. Wang, W. F. Wu
More informationAmon: Advanced Mesh-Like Optical NoC
Amon: Advanced Mesh-Like Optical NoC Sebastian Werner, Javier Navaridas and Mikel Luján Advanced Processor Technologies Group School of Computer Science The University of Manchester Bottleneck: On-chip
More informationMTS/T-BERD 8000 Platform Optical Spectrum Analyzer Modules
COMMUNICATIONS TEST & MEASUREMENT SOLUTIONS MTS/T-BERD 8000 Platform Optical Spectrum Analyzer Modules MTS/T-BERD platform Applications Provisioning and maintenance of ROADM networks Commissioning of DWDM
More informationDual Link DVI Receiver Implementation
Dual Link DVI Receiver Implementation This application note describes some features of single link receivers that must be considered when using 2 devices for a dual link application. Specific characteristics
More informationTexas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis
October 31, 2003 Texas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis Table of Contents List of Figures...Page 1 Introduction...Page 4 Device Summary Sheet...Page 6 Top Level Diagram...Tab
More information7100 Nano ROADM. Compact ROADM-on-a-Blade with Colorless/ Directionless Add/drop Options COMPACT, INTEGRATED ROADM-ON-A-BLADE DATASHEET
DATASHEET Compact ROADM-on-a-Blade with Colorless/ Directionless Add/drop Options As the demand for cloud, video, and data center interconnect services drives significant bandwidth growth, creates less
More informationC8000. sync interface. External sync auto format sensing : AES, Word Clock, Video Reference
features Standard sync module for a frame Internal sync @ 44.1 / 48 / 88.2 / 96kHz External sync auto format sensing : AES, Word Clock, Video Reference Video Reference : Black Burst (NTSC or PAL) Composite
More informationANRITSU Corporation Measurement Solutions Digital.com Div. Marketing Dept.
ANRITSU Corporation Measurement Solutions Digital.com Div. Marketing Dept. Commercialization July, 1998 About MP1632A/C Digital Data Analyzer 50MHz to 3.2GHz Operating Range Compact Portable High Input
More informationI R T Electronics Pty Ltd A.B.N. 35 000 832 575 26 Hotham Parade, ARTARMON N.S.W. 2064 AUSTRALIA National: Phone: (02) 9439 3744 Fax: (02) 9439 7439 International: +61 2 9439 3744 +61 2 9439 7439 Email:
More informationMX/HD-SDI-3G. Transmit HD-SDI-3G signals over Fiber
MX/HD-SDI-3G Transmit HD-SDI-3G signals over Fiber Key Features Transmit ASI or SDI signal over one single-mode Fiber Support data rate from 19.4Mb/s to 3Gb/s SMPTE 424M, SMPTE 292M, SMPTE 344M and SMPTE
More informationOFC & VLSI SIMULATION LAB MANUAL
DEVBHOOMI INSTITUTE OF TECHNOLOGY FOR WOMEN, DEHRADUN - 24847 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Prepared BY: Ajay Kumar Gautam Asst. Prof. Electronics & Communication Engineering
More informationMedallion 7100 Series CATV Fiber Amplifier
MODEL Medallion 7100 Series CATV Fiber Amplifier Medallion 7100 Series CATV Fiber Amplifier ERBIUM/ DOPED FIBER AMPLIFIER (EDFA) The Medallion 7100 series product line is a family of state-of-the-art high
More informationDesign and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol Chethan Kumar M 1, Praveen Kumar Y G 2, Dr. M. Z. Kurian 3.
International Journal of Computer Engineering and Applications, Volume VI, Issue II, May 14 www.ijcea.com ISSN 2321 3469 Design and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationEnd of Life. Optical Node Series (HL2) HLN3144. HL2 Series PWRBlazer Scalable Optical Node FEATURES PRODUCT OVERVIEW. arris.com
arris.com Optical Node Series (HL2) HLN3144 HL2 Series PWRBlazer Scalable Optical Node FEATURES Full 4x4 segmentation capability allows each output to be fed by an optical receiver and/or return transmitter,
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. 200 MBaud HOTLink Transceiver Features Second generation HOTLink technology
More informationOptical Add/Drop Cards
6 CHAPTER Optical Add/Drop Cards This chapter describes optical add/drop cards used in Cisco ONS 15454 dense wavelength division multiplexing (DWDM) networks. For installation and card turn-up procedures,
More informationGPON EDFA with WDM for IP(OLT) Wavelengths Multiple Optical Outputs
ED5219LGT Series GPON EDFA with WDM for IP(OLT) Wavelengths Multiple Optical Outputs The ACI ED5219LGT series is a high-power multi-ports EDFA optical booster with gain spectrum bandwidth from 1545 to
More informationRX40_V1_0 Measurement Report F.Faccio
RX40_V1_0 Measurement Report F.Faccio This document follows the previous report An 80Mbit/s Optical Receiver for the CMS digital optical link, dating back to January 2000 and concerning the first prototype
More informationTABLE 3. MIB COUNTER INPUT Register (Write Only) TABLE 4. MIB STATUS Register (Read Only)
TABLE 3. MIB COUNTER INPUT Register (Write Only) at relative address: 1,000,404 (Hex) Bits Name Description 0-15 IRC[15..0] Alternative for MultiKron Resource Counters external input if no actual external
More informationSwitching Solutions for Multi-Channel High Speed Serial Port Testing
Switching Solutions for Multi-Channel High Speed Serial Port Testing Application Note by Robert Waldeck VP Business Development, ASCOR Switching The instruments used in High Speed Serial Port testing are
More information2.1 Introduction. [ Team LiB ] [ Team LiB ] 1 of 1 4/16/12 11:10 AM
2.1 Introduction SONET and SDH define technologies for carrying multiple digital signals of different capacities in a flexible manner. Most of the deployed optical networks are based on SONET and SDH standards.
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationEE178 Spring 2018 Lecture Module 5. Eric Crabill
EE178 Spring 2018 Lecture Module 5 Eric Crabill Goals Considerations for synchronizing signals Clocks Resets Considerations for asynchronous inputs Methods for crossing clock domains Clocks The academic
More informationHigh-Speed ADC Building Blocks in 90 nm CMOS
High-Speed ADC Building Blocks in 90 nm CMOS Markus Grözing, Manfred Berroth, INT Erwin Gerhardt, Bernd Franz, Wolfgang Templ, ALCATEL Institute of Electrical and Optical Communications Engineering Institute
More informationECE 263 Digital Systems, Fall 2015
ECE 263 Digital Systems, Fall 2015 REVIEW: FINALS MEMORY ROM, PROM, EPROM, EEPROM, FLASH RAM, DRAM, SRAM Design of a memory cell 1. Draw circuits and write 2 differences and 2 similarities between DRAM
More informationModBox-1310nm-1550nm-28Gbaud-PAM nm & 1550 nm, 28 Gbaud PAM-4 Reference Transmitter
-1310nm-1550nm-28Gbaud-PAM4 The -1310nm-1550nm-28Gbaud-PAM4 is a dual wavelength 1310 nm and 1550 nm Linear Reference Transmitter that generates excellent quality optical data streams PAM-4 up to 28 Gbaud
More informationMultiwavelength Gain Module EDFA
Data sheet Multiwavelength Gain Module EDFA Bookham Technology s MultiWavelength Gain Modules are supplied with the EDFA optical, optoelectronic and electronic functions built in, requiring only a +5 V
More informationUniversity of Arizona January 18, 2000 Joel Steinberg Rev. 1.6
I/O Specification for Serial Receiver Daughter Board (PCB-0140-RCV) (Revised January 18, 2000) 1.0 Introduction The Serial Receiver Daughter Board accepts an 8b/10b encoded serial data stream, operating
More informationAnalyzing 8b/10b Encoded Signals with a Real-time Oscilloscope Real-time triggering up to 6.25 Gb/s on 8b/10b encoded data streams
Presented by TestEquity - www.testequity.com Analyzing 8b/10b Encoded Signals with a Real-time Oscilloscope Real-time triggering up to 6.25 Gb/s on 8b/10b encoded data streams Application Note Application
More informationChapter. Sequential Circuits
Chapter Sequential Circuits Circuits Combinational circuit The output depends only on the input Sequential circuit Has a state The output depends not only on the input but also on the state the circuit
More informationLaserPXIe Series. Tunable Laser Source PRELIMINARY SPEC SHEET
-1002 1000 Series Tunable Laser Source PRELIMINARY SPEC SHEET Coherent Solutions is a Continuous Wave (CW), tunable laser source offering high-power output, narrow 100 khz linewidth and 0.01 pm resolution
More informationISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6
18.6 Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links Hamid Partovi 1, Wolfgang Walthes 2, Luca Ravezzi 1, Paul Lindt 2, Sivaraman Chokkalingam 1, Karthik Gopalakrishnan 1, Andreas
More informationLoop Bandwidth Optimization and Jitter Measurement Techniques for Serial HDTV Systems
Abstract: Loop Bandwidth Optimization and Jitter Measurement Techniques for Serial HDTV Systems Atul Krishna Gupta, Aapool Biman and Dino Toffolon Gennum Corporation This paper describes a system level
More informationOSICS 8-Channel Modular Platform for DWDM Testing
OSICS 8-Channel Modular Platform for DWDM Testing www.nettest.com ONE INSTRUMENT FULFILLS ALL NEEDS OF DWDM SYSTEMS >Full control of 8 modules in a 19 mainframe > Sophisticated electronics and user friendly
More informationXFP-1020-WA/B 10Gbps XFP Bi-Directional Transceiver, 20km Reach 1270/1330nm TX / 1330/1270 nm RX
Features XFP-1020-WA/B 10Gbps XFP Bi-Directional Transceiver, 20km Reach 1270/1330nm TX / 1330/1270 nm RX Supports 9.95Gb/s to 10.5Gb/s bit rates Hot-pluggable XFP footprint Maximum link length of 20km
More informationFPGA Design with VHDL
FPGA Design with VHDL Justus-Liebig-Universität Gießen, II. Physikalisches Institut Ming Liu Dr. Sören Lange Prof. Dr. Wolfgang Kühn ming.liu@physik.uni-giessen.de Lecture Digital design basics Basic logic
More informationA dedicated data acquisition system for ion velocity measurements of laser produced plasmas
A dedicated data acquisition system for ion velocity measurements of laser produced plasmas N Sreedhar, S Nigam, Y B S R Prasad, V K Senecha & C P Navathe Laser Plasma Division, Centre for Advanced Technology,
More informationXFP Bi-Directional 10G 20Km 1270/1330nmTx / 1330/1270nmRx SLXFB-XXXX-20
XFP Bi-Directional 10G 20Km 1270/1330nmTx / 1330/1270nmRx SLXFB-XXXX-20 Description Sourcelight SLXFB-XXXX-20 is compliant with the IEEE803.3ae 10Gbase-Bx. and transmission distance up to 20km on SMF.
More informationTHE USE OF forward error correction (FEC) in optical networks
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract
More informationLinsn TS802 LED Card,SD802D LED Control Card
Linsn TS802 LED Card,SD802D LED Control Card Linsn >> LED Sending Card >> TS802 LED Card TS802 LED Sending Card,SD802D LED Data Transmitter Function:Receiving signals from computer then fedding to receiving
More informationFiber Broadband Network Systems
Fiber Broadband Network Systems Hai-Han Lu ( 呂海涵 ) hhlu@ntut.edu.tw National Taipei University of Technology Institute of Electro-Optical Engineering Outline Broadband Introduction Principles CATV / Fiber
More informationC8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs
features 4 balanced AES inputs Input Sample Rate Converters (SRC) 4 balanced AES outputs Relay bypass for pairs of I/Os Relay wait time after power up Master mode (clock master for the frame) 25pin Sub-D,
More information10G BiDi XFP 10km Optical Transceiver GBX-xxxx192-LRC
10G BiDi XFP 10km Optical Transceiver GBX-xxxx192-LRC Features Supports 9.95Gb/s to 10.3Gb/s bit rates Hot-pluggable XFP footprint Maximum link length of 10km with SMF 1270/1330nm DFB laser Transmitter
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationMULTIDYNE Electronics, Inc. Innovations in Television Testing & distribution
INSTRUCTION MANUAL DVM-2200 DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM MULTIDYNE Electronics, Inc. Innovations in Television Testing & distribution 1-(800)-4TV-TEST, 1-(800)-488-8378
More informationAsynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow
Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton*, Mark R. Greenstreet, Steven J.E. Wilton*, *Dept. of Electrical and Computer Engineering, Dept.
More informationSynchronization Issues During Encoder / Decoder Tests
OmniTek PQA Application Note: Synchronization Issues During Encoder / Decoder Tests Revision 1.0 www.omnitek.tv OmniTek Advanced Measurement Technology 1 INTRODUCTION The OmniTek PQA system is very well
More informationChapter 9 MSI Logic Circuits
Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis
More informationHEB
GE990-950-900-550-500 HE990-950-900-550-500 3Gb/s, HD, SD digital or analog audio embedder with TWINS dual channel Synapse product COPYRIGHT 2012 XON DIGITL DESIGN V LL RIGHTS RESERVED NO PRT OF THIS DOCUMENT
More informationFPGA Design. Part I - Hardware Components. Thomas Lenzi
FPGA Design Part I - Hardware Components Thomas Lenzi Approach We believe that having knowledge of the hardware components that compose an FPGA allow for better firmware design. Being able to visualise
More informationMemory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George
Application Note: Virtex-4 Family R XAPP701 (v1.4) October 2, 2006 Memory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George Summary This application note describes the direct-clocking
More informationDT9834 Series High-Performance Multifunction USB Data Acquisition Modules
DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,
More informationBUSES IN COMPUTER ARCHITECTURE
BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.
More informationCONVOLUTIONAL CODING
CONVOLUTIONAL CODING PREPARATION... 78 convolutional encoding... 78 encoding schemes... 80 convolutional decoding... 80 TIMS320 DSP-DB...80 TIMS320 AIB...80 the complete system... 81 EXPERIMENT - PART
More informationThe Matched Delay Technique: Wentai Liu, Mark Clements, Ralph Cavin III. North Carolina State University. (919) (ph)
The Matched elay Technique: Theory and Practical Issues 1 Introduction Wentai Liu, Mark Clements, Ralph Cavin III epartment of Electrical and Computer Engineering North Carolina State University Raleigh,
More informationUsing the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns
Design Note: HFDN-33.0 Rev 0, 8/04 Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns MAXIM High-Frequency/Fiber Communications Group AVAILABLE 6hfdn33.doc Using
More informationIN A SERIAL-LINK data transmission system, a data clock
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 9, SEPTEMBER 2006 827 DC-Balance Low-Jitter Transmission Code for 4-PAM Signaling Hsiao-Yun Chen, Chih-Hsien Lin, and Shyh-Jye
More informationEN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014
EN2911X: Reconfigurable Computing Topic 01: Programmable Logic Prof. Sherief Reda School of Engineering, Brown University Fall 2014 1 Contents 1. Architecture of modern FPGAs Programmable interconnect
More informationDS2176 T1 Receive Buffer
T1 Receive Buffer www.dalsemi.com FEATURES Synchronizes loop timed and system timed T1 data streams Two frame buffer depth; slips occur on frame boundaries Output indicates when slip occurs Buffer may
More informationAI-1616L-LPE. Features. High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE 1. Ver.1.02 Ver.1.01
High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE This product is a multi-function, PCI Express bus-compliant interface board that incorporates high-precision 16-bit analog
More informationPHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND. Doug Roberts U of Maryland, College Park
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park Overview We have developed a system for measuring and scanning phototubes for the FDIRC Based primarily on
More informationDigital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)
Digital Delay / Pulse Generator Digital delay and pulse generator (4-channel) Digital Delay/Pulse Generator Four independent delay channels Two fully defined pulse channels 5 ps delay resolution 50 ps
More informationOptical clock distribution for a more efficient use of DRAMs
Optical clock distribution for a more efficient use of DRAMs D. Litaize, M.P.Y. Desmulliez*, J. Collet**, P. Foulk* Institut de Recherche en Informatique de Toulouse (IRIT), Universite Paul Sabatier, 31062
More informationModBox-1310nm-1550nm-NRZ 1310nm & 1550 nm, 28 Gb/s, 44 Gb/s Reference Transmitters
Fiber The series is a family of Reference Transmitters that generate at 1310 nm and 1550 nm excellent quality NRZ optical data streams up to 28 Gb/s, 44 Gb/s. These Tramsitters offer very clean eye diagram
More informationINSTRUCTION MANUAL FOR MODEL IOC534 LOW LATENCY FIBER OPTIC TRANSMIT / RECEIVE MODULE
210 South Third Street North Wales, PA USA 19454 (T) 215-699-2060 (F) 215-699-2061 INSTRUCTION MANUAL FOR LOW LATENCY FIBER OPTIC TRANSMIT / RECEIVE MODULE i TO THE CUSTOMER Thank you for purchasing this
More informationOPTICAL MEASURING INSTRUMENTS. MS9710C 600 to 1750 nm OPTICAL SPECTRUM ANALYZER GPIB. High Performance for DWDM Optical Communications
OPTICAL SPECTRUM ANALYZER 600 to 750 nm GPIB High Performance for DWDM Optical Communications The is a diffraction-grating spectrum analyzer for analyzing optical spectra in the 600 to 750 nm wavelength
More informationED5229GT-E Series. Page 1 of 8
ED5229GT-E Series GPON EDFA with WDM for IP (OLT) wavelengths Multi Optical Outputs (With Pluggable Cooling fans, fan speed monitoring & alarm / for Outdoor Cabinet Environment) 1310nm Forward Optical
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationFS3. Quick Start Guide. Overview. FS3 Control
FS3 Quick Start Guide Overview The new FS3 combines AJA's industry-proven frame synchronization with high-quality 4K up-conversion technology to seamlessly integrate SD and HD signals into 4K workflows.
More informationDual Link DVI Receiver Implementation
Dual Link DVI Receiver Implementation This application note describes some features of single link receivers that must be considered when using 2 devices for a dual link application. Specific characteristics
More informationApplications of FIBERPRO s Polarization Scrambler PS3000 Series
Preliminary Application Notes Applications of FIBERPRO s Polarization Scrambler PS3000 Series Most semiconductor lasers used in many optical systems have definite polarization nature. These polarization
More informationDE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files
DE2-115/FGPA README For questions email: jeff.nicholls.63@gmail.com (do not hesitate!) This document serves the purpose of providing additional information to anyone interested in operating the DE2-115
More informationNational Instruments Synchronization and Memory Core a Modern Architecture for Mixed Signal Test
National Instruments Synchronization and Memory Core a Modern Architecture for Mixed Signal Test Introduction Today s latest electronic designs are characterized by their converging functionality and
More informationBrilliance. Electron Beam Position Processor
Brilliance Electron Beam Position Processor Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationPoint System (for instructor and TA use only)
EEL 4744C - Drs. George and Gugel Spring Semester 2002 Final Exam NAME SS# Closed book and closed notes examination to be done in pencil. Calculators are permitted. All work and solutions are to be written
More informationOmniStar GX2 Headend Optics Platform
arris.com OmniStar GX2 Headend Optics Platform GX2 EM1000 Series 1550 nm Broadcast Transmitter FEATURES Provides full performance 50 1002 MHz forward bandwidth for mixed analog and digital loading Versions
More information