An Introduction to Error Detection and Correction

Size: px
Start display at page:

Download "An Introduction to Error Detection and Correction"

Transcription

1 IOSR Journal of Computer Engineering (IOSR-JCE) e-issn: ,p-ISSN: , Volume 19, Issue 2, Ver. V (Mar.-Apr. 2017), PP An Introduction to Error Detection and Correction Mr. Nagesh Salimath 1, Dr. Jitendra Sheetlani 2 1 Research Scholar, Computer Science, Sri Satya Sai University of Technology & Medical Sciences, Sehore 2 Dean & Associate Professor, SOCA, Sri Satya Sai University of Technology & Medical Sciences, Sehore Abstract: In most correspondence framework whether wired or remote convolutional encoders are utilized and AWGN presents blunders amid transmission. Different blunder adjusting and controlling instruments are available. In this paper all components are contemplated and best system on the premise of exactness, manysided quality and power utilization is chosen. There ought to be exchange off between many-sided quality of equipment and power utilization in decoder. Keywords: FEC, Block Codes, Convolutional Codes, ARQ, HARQ, Viterbi Mechanism. I. Presentation Not at all like wired computerized systems, are remote advanced systems considerably more inclined to bit mistakes. Parcels of bits that are gotten will probably be harmed and considered unusable in a packetized framework. Mistake location and amendment components are fundamental and various systems exist for lessening the impact of bit-blunders and attempting to guarantee that the recipient in the long run gets a mistake free form of the parcel. The real methods utilized are mistake discovery with Automatic Repeat Request for (ARQ), Forward Blunder Rectification (FEC) and cross breed types of ARQ and FEC (H-ARQ). Forward Blunder Rectification (FEC) is the strategy for transmitting mistake remedy data alongside the message. At the beneficiary, this blunder adjustment data is utilized to rectify any piece mistakes that may have happened amid transmission. The enhanced execution comes at the cost of presenting a lot of excess in the transmitted code. There are different FEC codes being used today with the end goal of mistake remedy. Most codes fall into both of two noteworthy classes: piece codes [11] and convolutional codes [6]. Piece codes work with settled length squares of code. Convolutional codes manage information consecutively (i.e. taken a couple of bits at any given moment) with the yield contingent upon both the present contribution and in addition past sources of info. As far as usage, piece codes turn out to be extremely mind boggling as their length increments and are hence harder to execute. Convolutional codes, in contrast with square codes, are less unpredictable and in this manner less demanding to execute. In packetized computerized systems convolutional coded information would at present be transmitted as parcels or pieces. However these squares would be considerably bigger in contrast with those utilized by piece codes. The outline of mistake adjusting codes and their relating decoders is normally done in separation. The code is regularly composed first with the objective of limiting the crevice from Shannon limit [1] and achieving the objective mistake likelihood. To mirror the worries of usage, the code is typically browsed a family o f codes that can be decoded2]. Ontheimplementationwithlowside,decoders complexity arecarefullydesigned(see[e.g. [3]) for the picked code with the objective of devouring low power labor has been to a great degree effective andremove correspondence shapes the framework standard outlines. Shannon-theoretic cutoff points, supplemented by current coding-theoretic developments [3], have given codes that are provably useful for limiting transmit control. Will we build up a parallel approach with a specific end goal to limit the aggregate framework control? With shortsighted encoding/unraveling models, the issue of major cutoff points on aggregate (transmit +encoding+ translating) control has been tended to in some current works [4], [5], [6], [7]. These crucial points of confinement conceptual power expended in computational hubs [5], [6] and wiring in the encoder/decoder execution and can give experiences into the decision of the code and its comparing disentangling calculation. While such hypothetical experiences can serve to manage the decision of the code family, the straightforwardness of these hypothetical models, which (to a degree) is required keeping in mind the end goal to have the capacity to acquire major limits, likewise constrains their appropriateness. Regardless of the possibility that the models are refined further, the expansive deviations strategies utilized [5], [9] are normally tight just in asymptotic. In this manner, at sensibly high blunder likelihood (e.g. 10-6) and little separations (e.g. under five meters), it is impossible that the limits themselves can be utilized to give exact answers on what codes to utilize. Given the constraints of the principal limits, how would we look for an aggregate power-effective code and decoder? All things considered, for a given square length, there are super-exponentially numerous conceivable codes. Promote, for each code, there are numerous conceivable deciphering calculations. Notwithstanding when the code and its comparing interpreting calculation are settled, there are numerous conceivable usage models. Indeed, even today, the outline and streamlined DOI: / Page

2 execution of only a solitary decoder requires critical exertion. It is thusly infeasible to execute and measure the power utilization of each code and decoder so as to decide the best mix. Ahead in paper different blunder adjustment and identification procedures are talked about and best interpreting method on the premise of many-sided quality and power productivity has been chosen for our future work. II. Forward Mistake Rectification (Fec) Forward Mistake Rectification is a technique used to enhance channel limit by bringing excess information into the message [8]. This excess information permits the recipient to recognize and adjust blunders without the requirement for retransmission of the message. Forward Blunder Redress demonstrates beneficial in boisterous channels when a substantial number of retransmissions would ordinarily be required before a bundle is gotten without mistake. It is additionally utilized as a part of situations where no regressive channel exists from the collector to the transmitter. A mind boggling calculation or capacity is utilized to encode the message with repetitive information. The way toward adding excess information to the message is called channel coding. This encoded message might contain the first data in an unmodified frame. Efficient codes are those that have a bit of the yield straightforwardly taking after the information. Non-deliberate codes are those that don't. It was before trusted that as some level of commotion was available in all correspondence channels, it would not be conceivable to have blunder free interchanges. This conviction was demonstrated wrong by Claude Shannon in In his paper [8] titled A Scientific Hypothesis of Correspondence transmission rate and not the mistake likelihood. As indicated by his hypothesis, each correspondence channel has a limit C (measured in bits every second), and the length of the transmission rate, R (measured in bits every second), is not as much as C, it is conceivable to plan a blunder free interchanges framework utilizing mistake control codes. The now popular Shannon-Hartley hypothesis, depicts how this channel limit can be computed. Be that as it may, Shannon did not portray how such codes might be produced. This prompted an across the board push to create codes that would deliver the little blunder likelihood as anticipated by Shannon. There were two noteworthy classes of codes that were produced, specifically piece codes and convolutional codes. III. Piece Code As portrayed by Proakis [10], direct square codes comprise of settled length vectors called code words. Square codes are portrayed utilizing two numbers k and n, and a generator grid or polynomial. The whole number k is the quantity of information bits in the contribution to the square encoder. The whole number n is the aggregate number of bits in the created code word. Additionally, every n bit code word is exceptionally dictated by the k bit input information. Another parameter used to depict is its weight. This is characterized as the quantity of non zero components in the code word. All in all, each code word has its own weight. On the off chance that all the M code words have measure up to weight it is said to be settled weight code [11]. Hamming Codes and Cyclic Repetition Checks are two generally utilized cases of piece codes. They are depicted beneath. A. Hamming Codes A normally known direct Square Code is the Hamming code. Hamming codes can recognize and amend a solitary piece blunder in a square of information. In these codes, each piece is incorporated into an interesting arrangement of equality bits [12]. The nearness and area of a solitary equality bit-mistake can be controlled by breaking down equalities of blends of got bits to create a table of equalities each of which compares to a specific piece blunder mix. This table of mistakes is known as the blunder disorder. In the event that all equalities are right as indicated by this example, it can be presumed that there is not a solitary piece mistake in the message (there might be numerous piece blunders). On the off chance that there are blunders in the equalities brought about by a solitary piece mistake, the mistaken information bit can be found by including the places of the incorrect equalities. While Hamming codes are anything but difficult to actualize, an issue emerges if more than one piece in the got message is incorrect. At times, the mistake might be recognized yet can't be amended. In different cases, the blunder may go undetected bringing about an off base elucidation of transmitted data. Consequently, there is a requirement for more vigorous blunder identification and revision conspires that can recognize and remedy various mistakes in a transmitted message. B. Cyclic codes and Cyclic Excess Checks (CRC) Cyclic Codes are direct square codes that can be communicated by the accompanying numerical property. On the off chance that C = [c n-1 cn-2 c1 c0] is a code expression of a cyclic code, then [c n-2 cn-3 c0 cn-1], which is gotten by consistently moving every one of the components to one side, is additionally a code word [11]. As such, every cyclic move of a codeword brings about another codeword. This cyclic structure is exceptionally valuable in encoding and interpreting operations since it is anything but difficult to execute in equipment. A cyclic excess check or CRC is an extremely regular type of cyclic code which is utilized for DOI: / Page

3 blunder recognition purposes in correspondence frameworks. At the transmitter, a capacity is utilized to compute an incentive for the CRC check bits in view of the information to be transmitted. These check bits are transmitted alongside the information to the recipient. The recipient plays out a similar count on the got information and contrasts it and the CRC check bits that it has gotten. On the off chance that they coordinate, it is viewed as that no bit-mistakes have happened amid transmission. While it is feasible for specific examples of blunder to go undetected, a cautious determination of the generator capacity will limit this probability. Utilizing various types of generator polynomials, it is conceivable to utilize CRC's to recognize various types of blunders, for example, all single piece mistakes, all twofold piece blunders, any odd number of blunders, or any burst blunder of length not as much as a specific esteem. Because of these properties, the CRC check is an extremely valuable type of mistake identification.the IEEE standard for CRC check polynomial is the CRC-32 [13]. IV. Convolutional Codes Convolutional codes will be codes that are produced consecutively by passing the data succession through a direct limited state move enlist. A convolutional code is portrayed utilizing three parameters k, n and K. The whole number k speaks to the quantity of info bits for each move of the enroll. The whole number n speaks to the quantity of yield bits created at each move of the enroll. K is a whole number known as imperative length, which speaks to the quantity of k bit stages introduce in the encoding shift enlist [11]. Every conceivable mix of move registers together structures a conceivable condition of the encoder. For a code of requirement length K, there exist 2K-1 conceivable states. Since convolutional codes are handled consecutively, the encoding procedure can begin delivering encoded bits when a couple of bits have been prepared and after that carry on creating bits for whatever length of time that required. Thus, the disentangling procedure can begin when a couple of bits have been gotten. As it were, this implies is that it is not important to sit tight for the whole information to be gotten before interpreting is begun. This makes it perfect in circumstances where the information to be transmitted is long and conceivably even unending, e.g.: telephone discussions. In packetized computerized systems, even convolutional codes are sent as parcels of information. Notwithstanding, these parcel lengths are generally impressively longer than what might be reasonable for square codes. Moreover, in square codes, every one of the pieces or bundles would be of a similar length. In convolutional codes the bundles may have shifting lengths. There are elective methods for depicting a convolutional code. It can be communicated as a tree graph, a trellis outline or a state chart. With the end goal of this venture, trellis and state outlines are utilized. These two outlines are clarified beneath. A. State Chart The condition of the encoder (or decoder) alludes to a conceivable mix of enlist values in the variety of move registers that the encoder (or decoder) is included. A state outline demonstrates all conceivable present conditions of the encoder also all the conceivable state moves that may happen. Keeping in mind the end goal to make the state graph, a state move table may first be made, demonstrating the following state for every conceivable blend of the present state and contribution to the decoder. The accompanying tables and figures demonstrate how a state chart is drawn for a convolutional encoder. Figure1: Convolutional encoder with a rate ½ and K =3, (7, 5). Rate ½ is utilized to signify the way that for each piece of information the encoder a no good yield. K, the requirement length of the encoder being three, builds up that the info perseveres for 3 clock cycles. By taking a gander at the move of move registers (otherwise called Flip Failures) FF1 and FF2, the State move table is made for every mix of Information and Current State. This is appeared in Table1. Another table can be made to show the adjustment in yield for every mix of info and past yield. DOI: / Page

4 This is called the Output Table and is shown in Table 2. Table 1: State Transition Table Table 2: Output Table At last, utilizing the data from Table 1 and Table 2, the state graph is made as appeared in Figure 2. The qualities inside the circles demonstrate the condition of the flip lemon. The qualities on the bolts demonstrate the yield of the encoder. Figure 2: State Diagram B. Trellis Graph In a trellis graph the mappings from current state to next state are done in a marginally unique way as appeared in Figure 3. Moreover, the outline is stretched out to speak to all the time cases until the entire message is decoded. In the accompanying Figure 3, a trellis chart is drawn for the previously mentioned convolutional encoder. The entire trellis outline will reproduce this figure for each time case that will be considered. DOI: / Page

5 Figure3: Trellis Diagaram V. Automatic Repeat Request (Arq) Automatic Repeat Request for or ARQ is a strategy in which the collector sends back a positive affirmation if no mistakes are identified in the gotten message. So as to do this, the transmitter sends a Cyclic Excess Check or CRC alongside the message. The CRC check bits are computed in light of the information to be transmitted. At the beneficiary, the CRC is ascertained again utilizing the gotten bits. On the off chance that the ascertained CRC bits coordinate those got, the information got is viewed as exact and an affirmation is sent back to the transmitter. The sender sits tight for this affirmation. In the event that it doesn't get an affirmation (ACK) inside a predefined time, or on the off chance that it gets a negative affirmation (NAK), it retransmits the message [11].This retransmission is done either until it gets an ACK or until it surpasses a predetermined number of retransmissions. This technique has various disadvantages. Initially, transmission of an entire message takes any longer as the sender needs to continue sitting tight for affirmations from the recipient. Besides, because of this postponement, it is impractical to have pragmatic, continuous, two-way correspondences. There are a couple of straightforward varieties to the standard Stop-and-Hold up ARQ, for example, Backpedal N ARQ, specific rehash ARQ. These are portrayed beneath. A. 'Stop and Hold up' ARQ In this technique, the transmitter sends a parcel and sits tight for a positive affirmation. Just once it gets this ACK does it continue to send the following parcel. This technique brings about a considerable measure of postponements as the transmitter needs to sit tight for an affirmation. It is likewise inclined to assaults where a vindictive client continues sending NAK messages ceaselessly. Accordingly the transmitter continues retransmitting a similar bundle and the correspondence channel separates. B. "Consistent" ARQ In this strategy, the transmitter transmits parcels persistently until it gets a NAK. An arrangement number is appointed to each transmitted parcel with the goal that it might be legitimately referenced by the NAK. There are two ways a NAK is handled. 1) 'Backpedal N' ARQ In - back Go-N' ARQ, the parcel that was received all the packets that in followed error after it until is r the NAK was gotten. N alludes to the quantity of parcels that must be followed back to achieve the bundle that was gotten in mistake. Now and again this esteem is resolved utilizing the succession number referenced in the NAK. In others, it is ascertained utilizing roundtrip delay. The disservice of this technique is that despite the fact that ensuing bundles may have been gotten without blunder, they must be disposed of and retransmitted again bringing about loss of proficiency. This inconvenience is overcome by utilizing Specific rehash ARQ. 2) 'Particular rehash' ARQ In Particular rehash ARQ, just the parcel that was gotten in blunder should be retransmitted when a NAK is gotten. Alternate parcels that have as of now been sent meanwhile are put away in a support and can be utilized once the bundle in blunder is retransmitted accurately. The transmissions then get from the latest relevant point of interest. Nonstop ARQ requires a higher memory limit when contrasted with Stop and Hold up ARQ. Nonetheless it diminishes postponement and expands data throughput. The principle favorable position of ARQ is that as it distinguishes blunders (utilizing CRC check bits) yet makes no endeavor to right them, it requires significantly less difficult disentangling hardware and a great deal less repetition when contrasted with Forward Mistake Revision methods which are depicted underneath. The immense downside in any case, is that the ARQ technique may require a substantial number of retransmissions to get the right bundle, particularly if the medium is uproarious.subsequently the postponement in getting messages crosswise over perhaps inordinate. DOI: / Page

6 VI. Half Breed Automatic Repeat Request For (H-Arq) Half breed Automatic Repeat Request for or H-ARQ is another variety of the ARQ strategy. In this system, blunder adjustment data is likewise transmitted alongside the code. This gives a superior execution particularly when there are a considerable measure of blunders happening. On the other side, it presents a bigger measure of excess in the data sent and in this way diminishes the rate at which the genuine data can be transmitted. There are two various types of H-ARQ, to be specific Sort I HARQ and Sort II HARQ. Sort I- HARQ is fundamentally the same as ARQ aside from that for this situation both mistake identification and in addition forward blunder redress (FEC) bits are added to the data before transmission. At the recipient, mistake rectification data is utilized to adjust any blunders that happened amid transmission. The mistake discovery data is then used to check whether all blunders were amended. In the event that the transmission channel was poor and many piece blunders happened, mistakes might be available even after the blunder remedy handle. For this situation, when all mistakes have not been redressed, the bundle is disposed of and another parcel is asked. In Sort II-HARQ, the main transmission is sent with just mistake identification data. In the event that this transmission is not gotten mistake free, the second transmission is sent alongside blunder rectification data. In the event that the second transmission is additionally not blunder free, data from the first and second parcel can be consolidated to dispose of the mistake. Transmitting FEC data can twofold or triple the message length. Blunder recognition data then again requires less quantities of extra bits. The upside of Sort II HARQ along these lines, is that it builds the proficiency of the code to that of straightforward ARQ when channel conditions are great and gives the effectiveness of Sort I HARQ when channel conditions are awful. VII. Viterbi System Viterbi calculation is the best mistake rectification strategy utilized right now in correspondence frameworks. It is exchange off between many-sided quality of equipment and power utilization. The Viterbi Calculation (VA) was initially proposed as an answer for the unraveling of convolutional codes by Andrew J. Viterbi in A. Translating System There are two principle systems, by which Viterbi disentangling might be done to be specific, the Enroll Trade component and the Trace back instrument. Enroll trade instruments, as clarified by Ranpara and Sam Ha [12] store the incompletely decoded yield grouping along the way. The benefit of this approach is that it takes out the requirement for trace back and subsequently diminishes inertness. However at each stage, the substance of each enlist should be replicated to the following stage. This makes the equipment mind boggling and more vitality devouring than the trace back system. Trace back systems utilize a solitary piece to show whether the survivor branch originated from the upper or lower way. This data is utilized to trace back the surviving way from the last state to the underlying state. This way can then be utilized to get the decoded arrangement. Trace back components turn out to be less vitality devouring and will henceforth be the approach followed in this venture. Interpreting might be done utilizing either hard choice sources of info or delicate choice information sources. Inputs that land at the collector may not be precisely zero or one. Having been influenced by clamor, they will have values in the middle of and considerably higher or lower than zero and one. The qualities may likewise be intricate in nature. In the hard choice Viterbi decoder, each info that touches base at the recipient is changed over into a paired esteem (either 0 or 1). In the delicate choice Viterbi decoder, a few levels are made and the arriving info is ordered into a level that is nearest to its esteem. On the off chance that the conceivable qualities are part into 8 choice levels, these levels might be spoken to by 3 bits and this is known as a 3 bit Delicate choice. Figure 4 demonstrates the different stages required to translate information utilizing the Viterbi Calculation. The deciphering component includes three noteworthy stages in particular the Branch Metric Calculation Unit, the Way Metric Calculation and Include Think about Select (ACS) Unit and the Trace back Unit. A schematic portrayal of the decoder is depicted underneath. Figure 4: Schematic representation of the Viterbi decoding block Piece1. Branch Metric Computation (BMC): For each express, the Hamming separation between the got bits and the normal bits is ascertained. Hamming separation between two images of a similar length is computed as the quantity of bits that are distinctive between them. These branch metric qualities are passed to Piece 2. On the off chance that delicate DOI: / Page

7 choice sources of info were to be utilized, branch metric would be figured as the squared Euclidean separation between the got images [13][14][15]. The squared Euclidean separation is given as (a1-b1)2 + (a2-b2)2 + (a3- b3)2 where a1, a2, a3 and b1, b2, b3 are the three delicate choice bits of the got and expected bits separately. A way metric unit abridges branch measurements to get measurements for ways, where K is the limitation length of the code, one of which can in the long run be picked as ideal. Each clock it decides, throwing off wittingly nonoptimal ways. The consequences of these choices are composed to the memory of a traceback unit. The center components of a PMU are ACS (Include Think about Select) units. The route in which they are associated between themselves is characterized by a particular code's trellis outline. It is conceivable to screen the clamor level on the approaching piece stream by observing the rate of development of the "best" way metric. A less difficult approach to do this is to screen a solitary area or "state" and watch it pass "upward" through say four discrete levels inside the scope of the gatherer. As it goes upward through each of these limits, a counter is augmented that mirrors the "commotion" display on the approaching sign. Piece 3. Traceback Unit: The worldwide champ for the present state is gotten from Square 2. Its antecedent is chosen in the way portrayed in past area. Along these lines, working in reverse through the trellis, the way with the base collected way metric is chosen. This way is known as the traceback way. A diagrammatic depiction will help envision this procedure. Figure 5 depicts the trellis outline for a ½ K=3 (7, 5) coder with test input taken as the got information. Figure 5: Selected minimum error path for a ½ K = 3 (7, 5) coder VIII. Conclusion All mistake location, redress controlling systems has been considered. In any case, it has been found that viterbi is most productive mistake redress component in long separation correspondence. Taking after focuses legitimize my view: 1. Now a days convolutional encoders are utilized as a part of all correspondence at the transmitter and the transmitter channel is more inclined to Added substance White Gaussian Commotion (AWGN) which presents mistake in information. To right mistakes either successive unraveling (Fano coding) or most probability instrument (viterbi decoder) is utilized. Be that as it may, viterbi decoder adjusts mistake precisely. 2. Viterbi decoder accept that mistakes happen occasionally, the likelihood of blunder is little and mistakes are dispersed haphazardly. References [1]. Sklar, B., Digital Communications Fundamentals and Applications. 2nd ed. New Jersey: Prentice Hall [2]. C. E. Shannon, A mathematical theory of communicat423, , Jul./Oct [3]. T. Richardson and R. Urbanke, Modern Coding Theory. Cambridge University Press, [4]. Z. Zhang, V. Anantharam, M. Wainwright,-Tethernet LDPCanddecoderB.designNikol with low error floors, - StateCircuits,IEEEvol.45,no. Journal4,pp ,Aprof.2010Solid. [5]. P. Grover, K. Woyach, and A. Sahai, Towards-levelpowera com consumption, IEEE J. Select. 1755,AreasSept.2011Commun.., vol. 29 [6]. P. Grover, A. Goldsmith,mitsandoncomplexityA. andsahai,powerconsumption Fundamentaincoded communication, in extended version of paper present [7]. P. Grover and A. Sahai, Fundamental bounds on the i the 45th Annual Conference on Information Sciences and Systems (CISS), March 2011, pp [8]., Green codes:-efficientshort -rangeenergycommunication, in Proceedin Information Theory, Toronto, Canada, Jul [9]. Shannon, C.E., A Mathematical Theory of Communication. Bell SystemTechnical Journal, vol. 27, pp [10]. Proakis, J.G., Digital Communications. 3rd ed. New York: McGraw-Hill, Inc. [11]. Wikipedia. General Algorithm - Hamming Codes. [Online]. Available at: < code#general_algorithm> [Accessed 15 May 2010] DOI: / Page

8 [12]. Ranpara, S.; Dong Sam Ha, A low-power Viterbi decoder design for wireless communications applications. [13]. IEEE Proceedings of the Twelfth Annual IEEE International Int. ASIC Conference 1999, Washington, DC, Sept. 1999, pp [14]. [13]. Wikipedia.Viterbi Decoder. [Online]. Available at: Viterbi_decoder# Euclidean_ metric_ computation [Accessed 26 August 2010] [15]. Chip Fleming, 'A tutorial on convolutional coding with Viterbi algorithm',2003. K. S. Arunlal1 and Dr. S. A. Hariprasad, AN EFFICIE Information Technology (IJAIT) Vol. 2, No.1, February 2012 About the Author: NAGESH SALIMATH - A benevolent yearner & a perpetual Learner. A yearner for knowledge & a Learner for Pleasure. Committed, Curious & Courteous. Believer of Knowledge is Diligence. SPOC Member for National Program on Technology Enhanced Learning(NPTEL)- Local Chapter IIT Madras. DOI: / Page

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder JTulasi, TVenkata Lakshmi & MKamaraju Department of Electronics and Communication Engineering, Gudlavalleru Engineering College,

More information

Implementation of CRC and Viterbi algorithm on FPGA

Implementation of CRC and Viterbi algorithm on FPGA Implementation of CRC and Viterbi algorithm on FPGA S. V. Viraktamath 1, Akshata Kotihal 2, Girish V. Attimarad 3 1 Faculty, 2 Student, Dept of ECE, SDMCET, Dharwad, 3 HOD Department of E&CE, Dayanand

More information

Design of Low Power and Area Efficient 64 Bits Shift Register Using Pulsed Latches

Design of Low Power and Area Efficient 64 Bits Shift Register Using Pulsed Latches Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 11, Number 7 (2018) pp. 555-560 Research India Publications http://www.ripublication.com Design of Low Power and Area Efficient 64

More information

Hardware Implementation of Viterbi Decoder for Wireless Applications

Hardware Implementation of Viterbi Decoder for Wireless Applications Hardware Implementation of Viterbi Decoder for Wireless Applications Bhupendra Singh 1, Sanjeev Agarwal 2 and Tarun Varma 3 Deptt. of Electronics and Communication Engineering, 1 Amity School of Engineering

More information

ISSN Vol.04,Issue.02, February-2016, Pages:

ISSN Vol.04,Issue.02, February-2016, Pages: WWW.IJITECH.ORG ISSN 2321-8665 Vol.04,Issue.02, February-2016, Pages:0245-0250 A Comparative Study of Lead, Lag, Lead-Lag and Robust Controllers for A Position Control System VATTI ANJALI 1, N. RAMESH

More information

Design Project: Designing a Viterbi Decoder (PART I)

Design Project: Designing a Viterbi Decoder (PART I) Digital Integrated Circuits A Design Perspective 2/e Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić Chapters 6 and 11 Design Project: Designing a Viterbi Decoder (PART I) 1. Designing a Viterbi

More information

K. Phanindra M.Tech (ES) KITS, Khammam, India

K. Phanindra M.Tech (ES) KITS, Khammam, India Volume 7, Issue 5, May 2017 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com LUT Optimization

More information

BER Performance Comparison of HOVA and SOVA in AWGN Channel

BER Performance Comparison of HOVA and SOVA in AWGN Channel BER Performance Comparison of HOVA and SOVA in AWGN Channel D.G. Talasadar 1, S. V. Viraktamath 2, G. V. Attimarad 3, G. A. Radder 4 SDM College of Engineering and Technology, Dharwad, Karnataka, India

More information

Adaptive decoding of convolutional codes

Adaptive decoding of convolutional codes Adv. Radio Sci., 5, 29 214, 27 www.adv-radio-sci.net/5/29/27/ Author(s) 27. This work is licensed under a Creative Commons License. Advances in Radio Science Adaptive decoding of convolutional codes K.

More information

An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding

An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding Himmat Lal Kumawat, Sandhya Sharma Abstract This paper, as the name suggests, shows the working

More information

Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm * V S Lakshmi Priya 1 Duggirala Ramakrishna Rao 2

Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm * V S Lakshmi Priya 1 Duggirala Ramakrishna Rao 2 Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm * V S Lakshmi Priya 1 Duggirala Ramakrishna Rao 2 1PG Student (M. Tech-ECE), Dept. of ECE, Geetanjali College

More information

The Design of Efficient Viterbi Decoder and Realization by FPGA

The Design of Efficient Viterbi Decoder and Realization by FPGA Modern Applied Science; Vol. 6, No. 11; 212 ISSN 1913-1844 E-ISSN 1913-1852 Published by Canadian Center of Science and Education The Design of Efficient Viterbi Decoder and Realization by FPGA Liu Yanyan

More information

Lossless and Reversible Data Hiding In Encrypted Pictures by Allocating Memory Some Time Recently Encryption through Security Keys

Lossless and Reversible Data Hiding In Encrypted Pictures by Allocating Memory Some Time Recently Encryption through Security Keys Lossless and Reversible Data Hiding In Encrypted Pictures by Allocating Memory Some Time Recently Encryption through Security Keys Noor Mohammed S, 2 Ms. Sathyabama, 1 CSE ME, 2 Assistant Professor, Department

More information

Implementation and performance analysis of convolution error correcting codes with code rate=1/2.

Implementation and performance analysis of convolution error correcting codes with code rate=1/2. 2016 International Conference on Micro-Electronics and Telecommunication Engineering Implementation and performance analysis of convolution error correcting codes with code rate=1/2. Neha Faculty of engineering

More information

COSC3213W04 Exercise Set 2 - Solutions

COSC3213W04 Exercise Set 2 - Solutions COSC313W04 Exercise Set - Solutions Encoding 1. Encode the bit-pattern 1010000101 using the following digital encoding schemes. Be sure to write down any assumptions you need to make: a. NRZ-I Need to

More information

FPGA Implementation of Convolutional Encoder and Adaptive Viterbi Decoder B. SWETHA REDDY 1, K. SRINIVAS 2

FPGA Implementation of Convolutional Encoder and Adaptive Viterbi Decoder B. SWETHA REDDY 1, K. SRINIVAS 2 ISSN 2319-8885 Vol.03,Issue.33 October-2014, Pages:6528-6533 www.ijsetr.com FPGA Implementation of Convolutional Encoder and Adaptive Viterbi Decoder B. SWETHA REDDY 1, K. SRINIVAS 2 1 PG Scholar, Dept

More information

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 V Priya 1 M Parimaladevi 2 1 Master of Engineering 2 Assistant Professor 1,2 Department

More information

Design of Low Power Efficient Viterbi Decoder

Design of Low Power Efficient Viterbi Decoder International Journal of Research Studies in Electrical and Electronics Engineering (IJRSEEE) Volume 2, Issue 2, 2016, PP 1-7 ISSN 2454-9436 (Online) DOI: http://dx.doi.org/10.20431/2454-9436.0202001 www.arcjournals.org

More information

FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique

FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique Dr. Dhafir A. Alneema (1) Yahya Taher Qassim (2) Lecturer Assistant Lecturer Computer Engineering Dept.

More information

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir 1 M.Tech Research Scholar, Priyadarshini Institute of Technology & Science, Chintalapudi, India 2 HOD, Priyadarshini Institute

More information

FPGA Implementation of Viterbi Decoder

FPGA Implementation of Viterbi Decoder Proceedings of the 6th WSEAS Int. Conf. on Electronics, Hardware, Wireless and Optical Communications, Corfu Island, Greece, February 16-19, 2007 162 FPGA Implementation of Viterbi Decoder HEMA.S, SURESH

More information

SSRG International Journal of Electronics and Communication Engineering (SSRG-IJECE) Volume 3 Issue 8 August 2016

SSRG International Journal of Electronics and Communication Engineering (SSRG-IJECE) Volume 3 Issue 8 August 2016 A Design of DTMF Decoder Controlled Robot Amit Patni #1, Shekhar Sharma #2, Salman Khan #3, Sushant Ajwani #4 1 Asst.prof., 2,3,4 B. Tech Scholar, #Department of Electronics & Communication Engineering,

More information

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC Ali Ekşim and Hasan Yetik Center of Research for Advanced Technologies of Informatics and Information Security (TUBITAK-BILGEM) Turkey

More information

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

data and is used in digital networks and storage devices. CRC s are easy to implement in binary Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in

More information

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015 Q.2 a. Draw and explain the V-I characteristics (forward and reverse biasing) of a pn junction. (8) Please refer Page No 14-17 I.J.Nagrath Electronic Devices and Circuits 5th Edition. b. Draw and explain

More information

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP Performance of a ow-complexity Turbo Decoder and its Implementation on a ow-cost, 6-Bit Fixed-Point DSP Ken Gracie, Stewart Crozier, Andrew Hunt, John odge Communications Research Centre 370 Carling Avenue,

More information

NUMEROUS elaborate attempts have been made in the

NUMEROUS elaborate attempts have been made in the IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 46, NO. 12, DECEMBER 1998 1555 Error Protection for Progressive Image Transmission Over Memoryless and Fading Channels P. Greg Sherwood and Kenneth Zeger, Senior

More information

An Efficient Viterbi Decoder Architecture

An Efficient Viterbi Decoder Architecture IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume, Issue 3 (May. Jun. 013), PP 46-50 e-issn: 319 400, p-issn No. : 319 4197 An Efficient Viterbi Decoder Architecture Kalpana. R 1, Arulanantham.

More information

Another CDMA Encoding/Translating Technique for on-chip correspondence organize

Another CDMA Encoding/Translating Technique for on-chip correspondence organize Another CDMA Encoding/Translating Technique for on-chip correspondence organize Rincy k Lawrence 1, T Sivamani 2, B Kousalya 3 P.G. Student, Department of Electronics and Communication, Hindustan institute

More information

REFURBISHMENT OF SECONDARY SYSTEMS IN HIGH VOLTAGE SUBSTATIONS LESSONS LEARNED IN VENEZUELA

REFURBISHMENT OF SECONDARY SYSTEMS IN HIGH VOLTAGE SUBSTATIONS LESSONS LEARNED IN VENEZUELA 21, rue d'artois, F-75008 Paris http://www.cigre.org B3-110 Session 2004 CIGRÉ REFURBISHMENT OF SECONDARY SYSTEMS IN HIGH VOLTAGE SUBSTATIONS LESSONS LEARNED IN VENEZUELA by E. PADILLA * L. CEDEÑO E. PELAYO

More information

FPGA Implementaion of Soft Decision Viterbi Decoder

FPGA Implementaion of Soft Decision Viterbi Decoder FPGA Implementaion of Soft Decision Viterbi Decoder Sahar F. Abdelmomen A. I. Taman Hatem M. Zakaria Mahmud F. M. Abstract This paper presents an implementation of a 3-bit soft decision Viterbi decoder.

More information

REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES

REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES John M. Shea and Tan F. Wong University of Florida Department of Electrical and Computer Engineering

More information

SDR Implementation of Convolutional Encoder and Viterbi Decoder

SDR Implementation of Convolutional Encoder and Viterbi Decoder SDR Implementation of Convolutional Encoder and Viterbi Decoder Dr. Rajesh Khanna 1, Abhishek Aggarwal 2 Professor, Dept. of ECED, Thapar Institute of Engineering & Technology, Patiala, Punjab, India 1

More information

Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA

Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA Shaina Suresh, Ch. Kranthi Rekha, Faisal Sani Bala Musaliar College of Engineering, Talla Padmavathy College of Engineering,

More information

Commsonic. (Tail-biting) Viterbi Decoder CMS0008. Contact information. Advanced Tail-Biting Architecture yields high coding gain and low delay.

Commsonic. (Tail-biting) Viterbi Decoder CMS0008. Contact information. Advanced Tail-Biting Architecture yields high coding gain and low delay. (Tail-biting) Viterbi Decoder CMS0008 Advanced Tail-Biting Architecture yields high coding gain and low delay. Synthesis configurable code generator coefficients and constraint length, soft-decision width

More information

THE USE OF forward error correction (FEC) in optical networks

THE USE OF forward error correction (FEC) in optical networks IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract

More information

VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA

VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA ROBERT MAYER and LOU F. KALIL JAMES McDANIELS Electronics Engineer, AST Principal Engineers Code 531.3, Digital Systems Section Signal Recover

More information

Implementation of Shift Register Using Pulsed Latches

Implementation of Shift Register Using Pulsed Latches Implementation of Shift Register Using Pulsed Latches Ketavat Aruna Department of Electronics & Communication Engineering, Geethanjali College of Engineering & Technology, Hyderabad, Telangana, India-501301.

More information

Viterbi Decoder User Guide

Viterbi Decoder User Guide V 1.0.0, Jan. 16, 2012 Convolutional codes are widely adopted in wireless communication systems for forward error correction. Creonic offers you an open source Viterbi decoder with AXI4-Stream interface,

More information

A Novel Turbo Codec Encoding and Decoding Mechanism

A Novel Turbo Codec Encoding and Decoding Mechanism A Novel Turbo Codec Encoding and Decoding Mechanism Desai Feroz 1 1Desai Feroz, Knowledge Scientist, Dept. of Electronics Engineering, SciTech Patent Art Services Pvt Ltd, Telangana, India ---------------***---------------

More information

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard Dojun Rhee and Robert H. Morelos-Zaragoza LSI Logic Corporation

More information

Transmission System for ISDB-S

Transmission System for ISDB-S Transmission System for ISDB-S HISAKAZU KATOH, SENIOR MEMBER, IEEE Invited Paper Broadcasting satellite (BS) digital broadcasting of HDTV in Japan is laid down by the ISDB-S international standard. Since

More information

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes ! Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes Jian Sun and Matthew C. Valenti Wireless Communications Research Laboratory Lane Dept. of Comp. Sci. & Elect. Eng. West

More information

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 80 CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 6.1 INTRODUCTION Asynchronous designs are increasingly used to counter the disadvantages of synchronous designs.

More information

Designing of LTE Communication by using Adaptive Modulation Methods

Designing of LTE Communication by using Adaptive Modulation Methods Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 10, Number 11 (2017) pp. 3151-3160 Research India Publications http://www.ripublication.com Designing of LTE Communication by using

More information

VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING

VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING Rajesh Akula, Assoc. Prof., Department of ECE, TKR College of Engineering & Technology, Hyderabad. akula_ap@yahoo.co.in

More information

Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU

Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU Part 2.4 Turbo codes p. 1 Overview of Turbo Codes The Turbo code concept was first introduced by C. Berrou in 1993. The name was derived from an iterative decoding algorithm used to decode these codes

More information

A Robust Turbo Codec Design for Satellite Communications

A Robust Turbo Codec Design for Satellite Communications A Robust Turbo Codec Design for Satellite Communications Dr. V Sambasiva Rao Professor, ECE Department PES University, India Abstract Satellite communication systems require forward error correction techniques

More information

Optimal Interleaving for Robust Wireless JPEG 2000 Images and Video Transmission

Optimal Interleaving for Robust Wireless JPEG 2000 Images and Video Transmission Optimal Interleaving for Robust Wireless JPEG 2000 Images and Video Transmission Daniel Pascual Biosca and Max Agueh LACSC - ECE Paris, 37 Quai de grenelle, 75015 Paris, France {biosca,agueh}@ece.fr Abstract.

More information

Design and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol Chethan Kumar M 1, Praveen Kumar Y G 2, Dr. M. Z. Kurian 3.

Design and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol Chethan Kumar M 1, Praveen Kumar Y G 2, Dr. M. Z. Kurian 3. International Journal of Computer Engineering and Applications, Volume VI, Issue II, May 14 www.ijcea.com ISSN 2321 3469 Design and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol

More information

CPS311 Lecture: Sequential Circuits

CPS311 Lecture: Sequential Circuits CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce

More information

Guide to the Republic as it sets up Plato s discussion of education in the Allegory of the Cave.

Guide to the Republic as it sets up Plato s discussion of education in the Allegory of the Cave. Guide to the Republic as it sets up Plato s discussion of education in the Allegory of the Cave. The Republic is intended by Plato to answer two questions: (1) What IS justice? and (2) Is it better to

More information

AN OVERVIEW ON CITATION ANALYSIS TOOLS. Shivanand F. Mulimani Research Scholar, Visvesvaraya Technological University, Belagavi, Karnataka, India.

AN OVERVIEW ON CITATION ANALYSIS TOOLS. Shivanand F. Mulimani Research Scholar, Visvesvaraya Technological University, Belagavi, Karnataka, India. Abstract: AN OVERVIEW ON CITATION ANALYSIS TOOLS 1 Shivanand F. Mulimani Research Scholar, Visvesvaraya Technological University, Belagavi, Karnataka, India. 2 Dr. Shreekant G. Karkun Librarian, Basaveshwar

More information

Understanding the Limitations of Replaying Relay-Created COMTRADE Event Files Through Microprocessor-Based Relays

Understanding the Limitations of Replaying Relay-Created COMTRADE Event Files Through Microprocessor-Based Relays Understanding the Limitations of Replaying Relay-Created COMTRADE Event Files Through Microprocessor-Based Relays Brett M. Cockerham and John C. Town Schweitzer Engineering Laboratories, Inc. Presented

More information

Image Acquisition Technology

Image Acquisition Technology Image Choosing the Right Image Acquisition Technology A Machine Vision White Paper 1 Today, machine vision is used to ensure the quality of everything from tiny computer chips to massive space vehicles.

More information

Implementation of a turbo codes test bed in the Simulink environment

Implementation of a turbo codes test bed in the Simulink environment University of Wollongong Research Online Faculty of Informatics - Papers (Archive) Faculty of Engineering and Information Sciences 2005 Implementation of a turbo codes test bed in the Simulink environment

More information

(51) Int Cl.: H04L 1/00 ( )

(51) Int Cl.: H04L 1/00 ( ) (19) TEPZZ Z4 497A_T (11) EP 3 043 497 A1 (12) EUROPEAN PATENT APPLICATION published in accordance with Art. 153(4) EPC (43) Date of publication: 13.07.2016 Bulletin 2016/28 (21) Application number: 14842584.6

More information

CONVOLUTIONAL CODING

CONVOLUTIONAL CODING CONVOLUTIONAL CODING PREPARATION... 78 convolutional encoding... 78 encoding schemes... 80 convolutional decoding... 80 TIMS320 DSP-DB...80 TIMS320 AIB...80 the complete system... 81 EXPERIMENT - PART

More information

REDUCING DYNAMIC POWER BY PULSED LATCH AND MULTIPLE PULSE GENERATOR IN CLOCKTREE

REDUCING DYNAMIC POWER BY PULSED LATCH AND MULTIPLE PULSE GENERATOR IN CLOCKTREE Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 5, May 2014, pg.210

More information

FPGA Implementation OF Reed Solomon Encoder and Decoder

FPGA Implementation OF Reed Solomon Encoder and Decoder FPGA Implementation OF Reed Solomon Encoder and Decoder Kruthi.T.S 1, Mrs.Ashwini 2 PG Scholar at PESIT Bangalore 1,Asst. Prof, Dept of E&C PESIT, Bangalore 2 Abstract: Advanced communication techniques

More information

Timing Error Detection and Correction using EDC Flip-Flop for SOC Applications

Timing Error Detection and Correction using EDC Flip-Flop for SOC Applications Timing Error Detection and Correction using EDC Flip-Flop for SOC Applications Mahesh 1, Dr. Baswaraj Gadgay 2 and Zameer Ahamad B 3 1 PG Student Dept. of VLSI Design & Embedded Systems, VTU PG Centre,

More information

Design of Low Power and Area Efficient 256 Bits Shift Register Using Pulsed Latches

Design of Low Power and Area Efficient 256 Bits Shift Register Using Pulsed Latches Design of Low Power and Area Efficient 256 Bits Shift Register Using Pulsed Latches T. Mounika PG Scholar, Department of ECE, SR Engineering College, Warangal, Telangana, India. G. Mahesh Kumar Assistant

More information

Data flow architecture for high-speed optical processors

Data flow architecture for high-speed optical processors Data flow architecture for high-speed optical processors Kipp A. Bauchert and Steven A. Serati Boulder Nonlinear Systems, Inc., Boulder CO 80301 1. Abstract For optical processor applications outside of

More information

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT Sripriya. B.R, Student of M.tech, Dept of ECE, SJB Institute of Technology, Bangalore Dr. Nataraj.

More information

CONVOLUTION ENCODING AND VITERBI DECODING BASED ON FPGA USING VHDL

CONVOLUTION ENCODING AND VITERBI DECODING BASED ON FPGA USING VHDL CONVOLUTION ENCODING AND VITERBI DECODING BASED ON FPGA USING VHDL Komal Wayal 1, Kalpana Gore 2, Smita Waikule 3, S.C.Wagaj 4 1, 2, 3 Students, Department of Electronics and Telecommunication 4 Associate

More information

IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ

IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ By HAN JO KIM A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE

More information

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS) International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational

More information

LOW POWER VLSI ARCHITECTURE OF A VITERBI DECODER USING ASYNCHRONOUS PRECHARGE HALF BUFFER DUAL RAILTECHNIQUES

LOW POWER VLSI ARCHITECTURE OF A VITERBI DECODER USING ASYNCHRONOUS PRECHARGE HALF BUFFER DUAL RAILTECHNIQUES LOW POWER VLSI ARCHITECTURE OF A VITERBI DECODER USING ASYNCHRONOUS PRECHARGE HALF BUFFER DUAL RAILTECHNIQUES T.Kalavathidevi 1 C.Venkatesh 2 1 Faculty of Electrical Engineering, Kongu Engineering College,

More information

A High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder

A High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 239 42, ISBN No. : 239 497 Volume, Issue 5 (Jan. - Feb 23), PP 7-24 A High- Speed LFSR Design by the Application of Sample Period Reduction

More information

Cyclic Channel Coding algorithm for Original and Received Voice Signal at 8 KHz using BER performance through Additive White Gaussian Noise Channel

Cyclic Channel Coding algorithm for Original and Received Voice Signal at 8 KHz using BER performance through Additive White Gaussian Noise Channel Cyclic Channel Coding algorithm for Original and Received Voice Signal at 8 KHz using BER performance through Additive White Gaussian Noise Channel Abstract Digital communication systems are becoming increasingly

More information

Color Image Compression Using Colorization Based On Coding Technique

Color Image Compression Using Colorization Based On Coding Technique Color Image Compression Using Colorization Based On Coding Technique D.P.Kawade 1, Prof. S.N.Rawat 2 1,2 Department of Electronics and Telecommunication, Bhivarabai Sawant Institute of Technology and Research

More information

Minimax Disappointment Video Broadcasting

Minimax Disappointment Video Broadcasting Minimax Disappointment Video Broadcasting DSP Seminar Spring 2001 Leiming R. Qian and Douglas L. Jones http://www.ifp.uiuc.edu/ lqian Seminar Outline 1. Motivation and Introduction 2. Background Knowledge

More information

Design of Fault Coverage Test Pattern Generator Using LFSR

Design of Fault Coverage Test Pattern Generator Using LFSR Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator

More information

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION Presented by Dr.DEEPAK MISHRA OSPD/ODCG/SNPA Objective :To find out suitable channel codec for future deep space mission. Outline: Interleaver

More information

FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING

FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING Julián David Morillo Pozo and Jorge García Vidal Computer Architecture Department (DAC), Technical University of

More information

Random Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL

Random Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access

More information

VLSI Implementation for BIST Controller using Signed and Unsigned Multiplier

VLSI Implementation for BIST Controller using Signed and Unsigned Multiplier VLSI Implementation for BIST Controller using Signed and Unsigned Multiplier Dileep Kumar 1, Ghanshyam 2 1 Student [B.TECH (ECE) + M.TECH (VLSI)], Gyan Vihar School of Engineering and Technology 2 M.Tech

More information

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng 6.111 Project Proposal Lyne Petse Szu-Po Wang Wenting Zheng Overview: Technology in the biomedical field has been advancing rapidly in the recent years, giving rise to a great deal of efficient, personalized

More information

(Refer Slide Time 1:58)

(Refer Slide Time 1:58) Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology Madras Lecture - 1 Introduction to Digital Circuits This course is on digital circuits

More information

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015 Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used

More information

Metastability Analysis of Synchronizer

Metastability Analysis of Synchronizer Forn International Journal of Scientific Research in Computer Science and Engineering Research Paper Vol-1, Issue-3 ISSN: 2320 7639 Metastability Analysis of Synchronizer Ankush S. Patharkar *1 and V.

More information

APPENDIX D TECHNOLOGY. This Appendix describes the technologies included in the assessment

APPENDIX D TECHNOLOGY. This Appendix describes the technologies included in the assessment APPENDIX D TECHNOLOGY This Appendix describes the technologies included in the assessment and comments upon some of the economic factors governing their use. The technologies described are: coaxial cable

More information

Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder

Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder Roshini R, Udhaya Kumar C, Muthumani D Abstract Although many different low-power Error

More information

Digital Audio and Video Fidelity. Ken Wacks, Ph.D.

Digital Audio and Video Fidelity. Ken Wacks, Ph.D. Digital Audio and Video Fidelity Ken Wacks, Ph.D. www.kenwacks.com Communicating through the noise For most of history, communications was based on face-to-face talking or written messages sent by courier

More information

Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract:

Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract: Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract: This article1 presents the design of a networked system for joint compression, rate control and error correction

More information

Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm

Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm International Journal of Signal Processing Systems Vol. 2, No. 2, December 2014 Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm Walid

More information

Satellite Digital Broadcasting Systems

Satellite Digital Broadcasting Systems Technologies and Services of Digital Broadcasting (11) Satellite Digital Broadcasting Systems "Technologies and Services of Digital Broadcasting" (in Japanese, ISBN4-339-01162-2) is published by CORONA

More information

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering Faculty of Engineering, Science and the Built Environment Department of Electrical, Computer and Communications Engineering Communication Lab Assignment On Bi-Phase Code and Integrate-and-Dump (DC 7) MSc

More information

GPRS Measurements in TEMS Products. Technical Paper

GPRS Measurements in TEMS Products. Technical Paper GPRS Measurements in TEMS Products Technical Paper GPRS Measurements in TEMS Products Technical Paper 2005-7-19 Ericsson TEMS AB 2005 All rights reserved. No part of this document may be reproduced in

More information

TERRESTRIAL broadcasting of digital television (DTV)

TERRESTRIAL broadcasting of digital television (DTV) IEEE TRANSACTIONS ON BROADCASTING, VOL 51, NO 1, MARCH 2005 133 Fast Initialization of Equalizers for VSB-Based DTV Transceivers in Multipath Channel Jong-Moon Kim and Yong-Hwan Lee Abstract This paper

More information

Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem

Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem * 8-PSK Rate 3/4 Turbo * 16-QAM Rate 3/4 Turbo * 16-QAM Rate 3/4 Viterbi/Reed-Solomon * 16-QAM Rate 7/8 Viterbi/Reed-Solomon

More information

An Introduction to Digital Logic

An Introduction to Digital Logic An Introduction to Digital Logic Other titles in Electrical and Electronic Engineering B. A. Gregory: An Introduction to Electrical Instrumentation P. and A. Lynn: An Introduction to the Analysis and Processing

More information

A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano Decoders

A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano Decoders A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano s Ran Xu, Graeme Woodward, Kevin Morris and Taskin Kocak Centre for Communications Research, Department of Electrical and Electronic

More information

DISTRIBUTION STATEMENT A 7001Ö

DISTRIBUTION STATEMENT A 7001Ö Serial Number 09/678.881 Filing Date 4 October 2000 Inventor Robert C. Higgins NOTICE The above identified patent application is available for licensing. Requests for information should be addressed to:

More information

Joint use of LTP and Erasure FEC for space environments (ECLSA 2.0)

Joint use of LTP and Erasure FEC for space environments (ECLSA 2.0) Joint use of LTP and Erasure FEC for space environments (ECLSA 2.0) Nicola Alessi, Carlo Caini, *Tomaso de Cola University of Bologna, *DLR Oberpfaffenhofen-Wessling Outline Introduction to ECLSA ECLSA

More information

Research Article. ISSN (Print) *Corresponding author Shireen Fathima

Research Article. ISSN (Print) *Corresponding author Shireen Fathima Scholars Journal of Engineering and Technology (SJET) Sch. J. Eng. Tech., 2014; 2(4C):613-620 Scholars Academic and Scientific Publisher (An International Publisher for Academic and Scientific Resources)

More information

DLC SPY maintainance tool User manual

DLC SPY maintainance tool User manual DLC SPY maintainance tool 2 / 11 CONTENTS 1. Quick Start... 4 1.1. Check the list of supplied items... 4 1.2. Connect DLC SPY tool with LV connecting cables and testing nibs... 5 1.3. Connect PDA device

More information

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial

More information

LFSR Counter Implementation in CMOS VLSI

LFSR Counter Implementation in CMOS VLSI LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size

More information

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2007/0230902 A1 Shen et al. US 20070230902A1 (43) Pub. Date: Oct. 4, 2007 (54) (75) (73) (21) (22) (60) DYNAMIC DISASTER RECOVERY

More information