High-Performance Technologies for an Analog-Centric World

Similar documents
Enabling Analog Integration. Paul Kempf

STMicroelectronics Standard Technology offers at CMP in 2017 Deep Sub-Micron, SOI and SiGe Processes

SEMICONDUCTOR TECHNOLOGY -CMOS-

SEMICONDUCTOR TECHNOLOGY -CMOS-

Transforming Electronic Interconnect Breaking through historical boundaries Tim Olson Founder & CTO

24. Scaling, Economics, SOI Technology

STMicroelectronics L6262S BCD-MOS IC Structural Analysis

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

Forward-Looking Statements

Applied Materials. 200mm Tools & Process Capabilities For Next Generation MEMS. Dr Michel (Mike) Rosa

Analog High Voltage ASIC Design Techniques

Digital Integrated Circuits EECS 312

Self-Aligned Double Patterning for 3xnm Flash Production

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

MagnaChip HV7161SP 1.3 Megapixel CMOS Image Sensor Process Review

I-fuse TM : Best OTP for FD-SOI and Sub-14nm

STMicroelectronics NAND128W3A2BN6E 128 Mbit NAND Flash Memory Structural Analysis

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

Lecture 1: Circuits & Layout

Advanced WLP Platform for High-Performance MEMS. Presented by Dean Spicer, Director of Engineering

Why Use the Cypress PSoC?

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

UV Nanoimprint Tool and Process Technology. S.V. Sreenivasan December 13 th, 2007

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Lecture 1: Intro to CMOS Circuits

Possible Paths for Cu CMP

EECS150 - Digital Design Lecture 2 - CMOS

RFSOI and FDSOI enabling smarter and IoT applications. Kirk Ouellette Digital Products Group STMicroelectronics

Quick Report on Silicon G-APDs (a.k.a. Si-PM) studies. XIV SuperB General Meeting LNF - Frascati

Because Innovation Matters

WINTER 15 EXAMINATION Model Answer

Layers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

MEMS Technologies Dresden - Product Development and Fabrication at IPMS Dresden

Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer

IC TECHNOLOGY Lecture 2.

STMicroelectronics S550B1A CMOS Image Sensor Imager Process Report

[2 credit course- 3 hours per week]

Sharif University of Technology. SoC: Introduction

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation

PICOSECOND TIMING USING FAST ANALOG SAMPLING

FinFETs & SRAM Design

Overcoming Challenges in 3D NAND Volume Manufacturing

UNIT V 8051 Microcontroller based Systems Design

Impact of Intermittent Faults on Nanocomputing Devices

OV µm Pixel Size Back Side Illuminated (BSI) 5 Megapixel CMOS Image Sensor

ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2

006 Dual Divider. Two clock/frequency dividers with reset

Digital Circuits. Innovation Fellows Program

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

IC Mask Design. Christopher Saint Judy Saint

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

CS250 VLSI Systems Design

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

Introduction to CMOS VLSI Design (E158) Lecture 11: Decoders and Delay Estimation

AIXTRON in EXCILIGHT project

Mimosa32: Tower CIS October 2011 submission: 4 Metal, MiM Capacitor, Quadruple Well (deep-n and deep-p wells), HR epi

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

16 Stage Bi-Directional LED Sequencer

Nano-Imprint Lithography Infrastructure: Imprint Templates

Digital Integrated Circuits EECS 312

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

MOSIS Scalable CMOS (SCMOS) Design Rules. (Revision 7.2) The MOSIS Service USC/ISI Admiralty Way. Marina del Rey, CA

Forward-Looking Statements

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

Noise Margin in Low Power SRAM Cells

Samsung Semiconductor, Inc. Power Green Lunch

Features. = +25 C, IF = 1 GHz, LO = +13 dbm*

EVALUATION KIT AVAILABLE +3.0V to +5.5V, 125Mbps to 266Mbps Limiting Amplifiers with Loss-of-Signal Detector V CC FILTER.

FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current

Freescale SPC5604BF1CLL6 Embedded NOR Flash with M27V Die Markings 32 Bit Power Architecture Automotive Microcontroller 90 nm Logic Process

1. Publishable summary

System Quality Indicators

13th MOST Interconnectivity Conference 2012 MOST150 on the Road with Avago FOTs

InvenSense Fabless Model for the MEMS Industry

TYPICAL QUESTIONS & ANSWERS

Readiness and Challenges of EUV Mask

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process

«Trends in high speed, low power Analog to Digital converters»

COMPARISON OF EUV SINGLE EXPOSURE VS. 193i MULTIPLE PATTERING FOR N10 BEOL CHRISTOPHER J. WILSON

ADA-4789 Data Sheet Description Features Specifications Package Marking and Pin Connections 4GX Applications

An Efficient IC Layout Design of Decoders and Its Applications

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

Defect Reduction for Semiconductor Memory Applications Using Jet And Flash Imprint Lithography

Monolithic Optoelectronic Integration of High- Voltage Power FETs and LEDs

Solid State Photon-Counters

DOUBLE PATTERNING CHALLENGES FOR 20nm TECHNOLOGY

Semiconductor Devices. Microwave Application Products. Microwave Tubes and Radar Components

CMP and Current Trends Related to Advanced Packaging

Development of Ultra-High-Density (UHD) Silicon Photomultipliers with improved Detection Efficiency

Next Generation of Poly-Si TFT Technology: Material Improvements and Novel Device Architectures for System-On-Panel (SOP)

ME 515 Mechatronics. Introduction to Digital Electronics

3D-CHIP TECHNOLOGY AND APPLICATIONS OF MINIATURIZATION

Flip-Flops A) Synchronization: Clocks and Latches B) Two Stage Latch C) Memory Requires Feedback D) Simple Flip-Flop Gate

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011

Power Distribution and Clock Design

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

Design Of Analog Cmos Integrated Circuits Razavi Solutions

CHAPTER 9. Actives Devices: Diodes, Transistors,Tubes

Transcription:

High-Performance Technologies for an Analog-Centric World Oct 13, 2011 Lou N. Hutter, SVP GM, Analog Foundry Business Unit Dongbu HiTek

Agenda Analog in Our World Today Diverse Technology Needs of the Analog Market High-Performance Analog Technologies Major Challenges in the Analog Roadmap Conclusions

2 Big Questions 1) The World is Going Digital, Right? 2) So Why am I Talking About Analog?

Fancy Smart Phones Apple iphone4 Samsung Galaxy

Apple iphone4 - A Closer Look Analog Power Audio Video Display Touch Transmitters Compass Logic/Memory Apps Processor + DRAM NAND Flash NOR Flash Quad Baseband Gyroscopes Accelerometer 9 Chips 4 Chips

Notebook A Closer Look Without Analog.. It won t TURN ON! The screen won t DISPLAY! Many other functions won t WORK (In case the 1st 2 problems weren t bad enough) Analog Inside

Analog is Everywhere Analog Semiconductor ICs

Answers to the 2 Big Questions 1) The World is Going Digital, Right? Yes 2) So Why am I Talking About Analog? Because the World s Going Digital But it needs Analog to get there!

What Did He Say???...A Closer Look Real World Signal Conditioning (Analog) The High Buzz Stuff Small Feature Sizes Temperature Pressure Position Motion Sound Video Light How to Electronically Interact With, and Control, This Real World? Signal Conditioning (Analog) Processor (Digital) The Low Buzz Stuff That Makes it Work

A Golf Analogy 1) You Drive for Show Logic/Memory and 2) You Putt for Dough Analog

Agenda Analog in Our World Today Diverse Technology Needs of the Analog Market High-Performance Analog Technologies Major Challenges in the Analog Roadmap Conclusions

Application Space Analog CMOS Automotive (Sensors) Baseband PMICs Audio Amplifiers (GP & HP) Data Converters (GP & HP) Power Automotive (Engine, ABS) LED Drivers & Lighting Class-D Audio Solar Micro-Inverters Motor Drivers Telecom, PoE

Digital vs. Analog Voltage Levels 1000V Electric Vehicles, Trains, Power Distribution LED Lighting, Industrial 100V 10V 1V Telecom, PoE Automotive, LED Drivers, Solar Hard Disk Drives, Industrial, Power Management Cell Phones, Power Management, Precision Analog Digital Logic 100mV Audio Signals 10mV Energy Harvesting Signals

Building an Analog Portfolio Analog IP & ESD Memory Functions High-Performance (Noise, TFR, PIP Caps) High-Voltage/Power (DECMOS, LDMOS, Power Metal) Analog CMOS Baseline (Logic CMOS, Analog CMOS, Passives, B/Gap Bipolar)

Agenda Analog in Our World Today Diverse Technology Needs of the Analog Market High-Performance Analog Technologies Major Challenges in the Analog Roadmap Conclusions

Technology Care-Abouts Analog CMOS Automotive (Sensors) Logic CMOS Baseband Analog CMOS PMICs Poly or Thin-Film Resistor Audio PIP or MIM Cap Amplifiers (GP & HP) DECMOS (7V-30V) Data Converters (GP & HP) Bipolar (NPN & PNP) JFETs Low CMOS 1/f Noise Low Resistor TCR Low Capacitor VCC & DA Component Matching Low Package Shifts Focus on Performance & Density Power BCD Automotive (Engine, ABS) Logic CMOS LED Drivers & Lighting Analog CMOS Class-D Audio LDMOS (N & P) Solar Micro-Inverters DECMOS Motor Drivers Poly Resistor Telecom, PoE MIM Cap Bipolar (NPN & PNP) Low CMOS 1/f Noise Component Matching 30V, 60V, 85V, 150V, & 700V Thick Cu Metallization ESD Capability Focus on Power & Voltage

Analog Requires Diversity DBH s 0.35um Nodes DBH s 0.18um Nodes AN350 3V Analog CMOS AN180 1.8V / 5V Analog CMOS AN350 5V Analog CMOS HP180 1.8V / 5V HP Analog CMOS BD350 BD350 BD350HV BD350HV BD350LV 3V / 60V BCD 5V / 60V BCD 3V / 85V BCD 5V / 85V BCD 5V / 24V BCD BD180 1.8V / 5V / 60V (Gen1) BD180X 1.8V / 5V / 60V (Gen2) BD180XHV 1.8V / 5V / 85V BD180LV 1.8V / 5V / 30V (NBL) BD180LV 1.8V / 5V / 20V (No NBL) UHV700 UHV700 5V / 20V / 700V (Epi) 5V / 20V / 700V (No NBL)

DBH s 0.18um Modular Platform IP Portability & More BD180X* 60V Power Process (Extension to 85V) BD180LV 30V Power Process (Epi) HP180 Precision Analog 1.8V/5V Mixed Signal + High Voltage BD180LV 20V Power Process (Non-Epi) * BD180X is a Gen-2 Process. Gen-1 (BD180) is Fully Qualified (4Q08) and in Production.

AN180 0.18um Analog CMOS Svg (V 2 /Hz) Svg (V 2 /Hz) Technology Features Baseline: 1P3M (up to 6M) M1 Pitch: 0.46 µm Top Metal: 3 μm Al (Option) CMOS: CMOS: CMOS: CMOS: Density: 1.8V & 5V Isolated Low-V T Low 1/f Noise 115K Gt/mm 2 (1.8V) DECMOS: 7V 30V NPN: 10V RES: Poly 215, 2K Ω/sq CAP: MIM 2.0 ff/µm 2 NVM: Fuse, Anti-Fuse, MTP PDK: Cadence, Others Available: Now 5V PMOS Noise Data T-25C 5V NMOS Noise Data T=25C HVPMOS (Svg) Vg=Vth-1.0, Vds=-2.5V 1E-10 1E-11 1E-12 1E-13 1E-14 1E-15 1E-10 1E-11 1E-12 1E-13 1E-14 10 100 1000 Frequency (Hz) 10/0.5 10/10 HVNMOS (Svg) Vg=Vth+1.0, Vds=2.5V 10 100 1000 Frequency (Hz) 10/0.5 10/10

AN180 24V DECMOS Capability 24V DENMOS 24V DEPMOS Enables HV Capability in a LV CMOS Process Extends Application Space for Technology No Mask Adder

BD180LV 0.18um, 30V Power Process Technology Features Platform: AN180 + 30V Power Flows: 1P3M, Epi & Non-Epi Top Metal: 3 μm Al (Option) CMOS: 1.8V & 5V CMOS: Isolated CMOS: Low-V T Density: 115K Gt/mm 2 (1.8V) NLDMOS Rsp Data T=25C (Epi Flow) STM BCD8 TI LBC7 Toshiba BiCD-0.13 DBH BD180LV DECMOS: 7V 30V NLDMOS: 7V 30V, SOA-Optimized PLDMOS: 7V 30V, SOA-Optimized NPN: 10V RES: Poly 215, 2K Ω/sq CAP: MIM 2.0 ff/µm 2 NVM: Fuse, Anti-Fuse, MTP PDK: Cadence, Others Available: Now (NBL), Now (Non-NBL) 24V NLDMOS SOA Data T=25C (Epi Flow) Note: Barth TLP data on 24V nldmos with W=42um. VT=1V (100ns pulse width, 10ns rise time)

BD180LV IDM-Like Rsp Performance STM BCD8 NLDMOS TI LBC7 Toshiba BiCD-0.13 DBH BD180LV DBH BD180LV (no epi)

[mw mm2] BD180X 0.18um, 60V Power Process Specific On-resistance (Rsp) [mw mm2] Technology Features 80 60 Platform: AN180 + 60V Power Rsp vs BVdss ; nldmos Flow: 1P3M, Epi Top Metal: 3 μm Al (Option) BD180_60V - nldmos LS CMOS: CMOS: CMOS: Density: BD180LV - nldmos LS BD180X - nldmos LS target BD180X_60V 1st Si 1.8V & 5V Isolated Low-V T 115K Gt/mm 2 (1.8V) Conv. DNWELL structure Rsp vs Rated Voltage ; nldmos BD180_60V - nldmos LS 80 BD180LV - nldmos LS BD180X - nldmos LS target 60 BD180X_60V 1st Si 40 20 0 DECMOS: 12V 60V NLDMOS: 12V 60V, SOA-Optimized PLDMOS: 12V 60V, SOA-Optimized NPN: 10V NDT structure RES: Poly 215, 2K Ω/sq CAP: MIM 2.0 ff/µm 2 NVM: Fuse, Anti-Fuse, MTP PDK: Breakdown Voltage [V] Cadence, Others Available: Now 0.0 20.0 40.0 60.0 80.0 40 20 0 0 10 20 30 40 50 60 70 Rated Voltage [V]

BD180XHV * 85V Preliminary Data Ids [ua/um] 800 700 600 500 400 300 200 100 0 85V LS NLDMOS 85V nldmos LS @ Ldr=6.0um (X=0.7um) BV-on (TLP) @ W=21x2um Vgs=0V Vgs=2V Vgs=3V Vgs=5V 0 10 20 30 40 50 60 70 80 90 100 110 Vds [V] * In Development

HP180 Precision Analog Process Technology Features Platform: AN180 + Precision Flow: 1P3M, Non-Epi Top Metal: 3 μm Al (Option) 10/0.6 Noise NMOS Noise Comparison Vds=-2.5V, Vg=Vth+1.0 CMOS: 1.8V & 5V CMOS: Isolated CMOS: Focus on Low Noise TFR: SiCr 1K Ω/sq, TCR < 25 ppm/c JFET: 5V N- and P-JFET, Low Noise DECMOS: 7V 24V NPN: 10V, Isolated HSR: 2K Ω/sq CAP: PIP 1.0 ff/µm 2, Low DA & VCC 10/0.6 PMOS Noise Comparison Noise Comparison Vds=-2.5V, Vg=Vth+1.0 NVM: Fuse, Anti-Fuse, MTP PDK: Cadence, Others Available: Now

HP180 High-Performance Passives Thin-Film Resistor Poly-Poly Capacitor TCR ~ 5 ppm/c VCC L ~ 2.0 ppm/v VCC Q ~ 2.8 ppm/v 2

UHV700 0.35um, 700V Capability Idsat [A] Id [A] 0.35 µm 1P4M Epi & Non-Epi Flows M1 Pitch: 1.0 µm M4 Thick: 3 µm (Al) CMOS: 5V CMOS: Isolated CMOS: Low-VT Technology Features MIM CAP: 5V 1.0 ff/µm 2 PIP CAP: 8V~20V 1.0 ff/µm 2 NLDMOS: 450V, 700V PLDMOS: 450V, 700V DECMOS: 12V 30V NPN: 5V, 20V PNP: 5V, 20V RES: Poly 320 ~ 10K Ω/sq NVM: Fuse, OTP, MTP Gate Density: 13K Gt/mm 2 200mm Wafers SOA Characterized PDK: Cadence, Others Status: 4Q11 Qual (Non-NBL) 1Q12 Qual (NBL) 9.E-03 8.E-03 7.E-03 700V SF nldmos Vgs=2.4V 1.E-06 1.E-07 700V SF nldmos 6.E-03 5.E-03 Vgs=2.2V 1.E-08 4.E-03 3.E-03 Vgs=2.0V 1.E-09 2.E-03 1.E-03 0.E+00 Vgs=1.8V Vgs=1.6V 0 100 200 300 400 500 600 Vds [V] 1.E-10 1.E-11 0 100 200 300 400 500 600 700 800 900 Vds [V]

Agenda Analog in Our World Today Diverse Technology Needs of the Analog Market High-Performance Analog Technologies Major Challenges in the Analog Roadmap Conclusions

Moore s Law Impact on Digital 10 um 1 um Modern CMOS Beginning of Submicron CMOS Deep UV Litho 65 nm in 2006 100 nm 10 nm Every Generation Feature size shrinks to ~70% Transistor density doubles 90 nm in 2004 45 nm in 2009 Presumed Limit to Scaling 32 nm in 2011 EUV Litho 2012-13? 1 nm 1970 1980 1990 2000 2010 2020 Courtesy Peter Rickert, TI

Moore s Law How Digital Scaling Works 100% x70% x70% Generation 1 2 3 4 5 Area/Die 100% 50% 25% 12.5% 6.25% Die/Wafer 1.0 2.0 4.0 8.0 16.0 Cost/Wafer 1.0 1.4 2.0 2.8 4.0 Cost/Die 1.0 0.7 0.5 0.35 0.25 Note: Assumes Constant Wafer Size, Constant Capacity Cheaper

Analog Scaling Issue: Not Much to Scale Transistor Size Analog & Power Scale Slower Not Much Digital on a Typical Analog ICs Power/ HV Analog Analog HV/Power Digital Digital Analog Technology Feature Size

Simple Scaling Doesn t Work Well for Analog Digital 20% Analog 30% x70% x85% x85% HV/Power 50% x90% x90% Generation 1 2 3 Area/Die 100% 73% 53% Die/Wafer 1.0 1.37 1.88 Cost/Wafer 1.0 1.4 2.0 Cost/Die 1.0 1.02 1.06 Note: Assumes Constant Wafer Size, Constant Capacity More Expensive

Analog Scaling Need the Z-Dimension nalog HV/Power Digital Analog Factors STI CMP Well Dopings Cu BEOL Device Issue Resolution LDMOS Isolation Capacitor Resistor HV Means Large Physics- Dictated Drift Region. HV Means Large Spacing Between Nearby Devices. Planar Area Set by Voltage Capability of Dielectric. Poly Resistors Consume Space in FEOL. Impact Dishing Forces Density Rules, Which Impact Resistors & Caps. Higher Doping Reduces HV Device BVs. CMP Dishing Forces Metal Density Rules, Not Good for Power Devices. Trench LDMOS. Trench Isolation. MIM Caps over Active Circuitry. TFR in BEOL.

Widening Technology Gap 10 um 5um 1um 1 um Analog 130nm 100 nm 10 nm Logic Litho-Based Analog Scaling Will Slow Targeted Component Scaling Will Allow Die Shrinks to Occur 1 nm 1970 1980 1990 2000 2010 2020

Conclusions The Real World is Analog Analog is What Gives Products Their Character Analog Means Diversity Analog Scaling More Difficult than Digital Dongbu HiTek Understands Analog and Has Leadership Technologies and a Roadmap to the Future We Are Working to Reach Our Vision: Most Respected Analog Foundry

Thank You