PROF. TAJANA SIMUNIC ROSING. Midterm. Problem Max. Points Points Total 150 INSTRUCTIONS:
|
|
- Camilla Golden
- 5 years ago
- Views:
Transcription
1 CSE 237A FALL 2006 PROF. TAJANA SIMUNIC ROSING Midterm NAME: ID: Solutions Problem Max. Points Points Total 150 INSTRUCTIONS: 1. There are 6 problems on 11 pages worth a total of 150 points. Please take a moment to make sure that your test is complete and readable. 2. SHOW YOUR WORK. Credit will not be given for answers with no work shown. 3. Open book, open notes, but closed computers, cell phones, PDAs and friends 4. Please sign the statement below before you begin. HONOR CODE: By signing my name below I hereby certify that I have neither given, nor received assistance in completing this examination. CSE237a Midterm exam Prof. Tajana Simunic Rosing 1
2 1. [20 pts] Write if the following statements are True (T) or False (F) Part Statements T/F - Example: My CSE237a final project is done. F 1 Causality analysis checks if Esterel code is deadlock free. T 2 Cyclic executive RTOS uses preemptive, dynamic schedulers. F 3 Kahn processes use nonblocking FIFOs for communication. F 4 Synchronous data flow graphs are a special case of Petri nets. T 5 StateCharts can be used to model distributed systems. F 6 TinyOS has rich and efficient concurrency support. T 7 Sampling at 10 MHz can fully reconstruct a waveform with max freq of 20 MHz. F 8 Reachability is defined for transitions in a Petri net. F 9 SDL timers are great for modeling hard real time deadlines F 10 RT-CORBA bounds the priority inversion time. T 11 In verilog there can be events that happen at times shorter than a clock tick. T 12 TTP uses TDMA. T 13 Scratchpad memory is used in addition to L1 cache in processors. F 14 VxWorks is a good example of a microkernel RTOS. F 15 Lamport's logical clocks are strongly consistent. F 16 Motes are capable of image detection in still photos for security applications. F 17 DSPs are typically RISC processors F 18 Increasing cache's set associativity normally lowers its power consumption. F 19 CAN protocol needs arbitration to resolve priority issues. F 20 Priority arbiter and DMA can operate together to transfer data from peripherals. T CSE237a Midterm exam Prof. Tajana Simunic Rosing 2
3 2. [20 pts] A WFQ scheduler has four queues; A, B, C and D with weights 4, 1, 3 and 2 respectively. Outgoing link speed is 10 bits/sec. At time 0 the queues have the following status: Q,w/Pk # P1 P2 P3 A w= B w= C w= D w= a) [10 pts] At what real time in seconds do packets P3 in A & D and P2 in B & C finish? While all 4 queues are full, the round rate is 1/( )=1/10 The total number of bits to transmit is =36; the last packet is out at 3.6 sec b) [10 pts] At what round number is packet P2 done transmitting from queue A? CSE237a Midterm exam Prof. Tajana Simunic Rosing 3
4 3. [30 pts] Your job is to design a sensing platform whose block diagram is shown below. SRAM has a 16 bit address and a 16 bit data port. The sensing/detection sequence starts with DSP sending an address of a digitized wave (W) to ADC. Digital to analog conversion (DA) is performed on five 16 bit samples stored in memory. It is followed by the actuation of the wave with one of the sensors (A). Another device senses the wave samples (S), which are then digitized (AD) into five 16 bit values. To detect feature 1 the system has to run first filter 1 (F1), followed by filter 2 (F2). Detecting feature 2 requires first filter 3 (F3) followed by filter 1 (F1). The results of both detections (16 bits of data each) are stored. Performance of the tasks in ms is listed in the tables below. Performance (ms) Label Task DSP Xscale W Wave creation 1 - F1 Filter F2 Filter F3 Filter 3-3 D1 Detect feature D2 Detect feature 2-2 Label Task Device Perf. A Actuate (all samples) Sensor 2 S Sense (all samples) 2 AD Analog to digital (all data) ADC 1 DA Digital to analog (all data) 1 MW Write (16 bits) SRAM 1 MR Read (16 bits) 1 B Bus transfer (16 bits) Bus 1 CSE237a Midterm exam Prof. Tajana Simunic Rosing 4
5 3. cont. a) [15 pts] Draw the task graph for this sensing platform; make sure to pay careful attention to dependencies between tasks and hardware components. You may assume that DSP& XScale have large enough data caches to hold their input data and the results of every task they perform. ADC can execute AtoD and DtoA conversions in parallel. Use task labels provided to you in the tables. Start with the wave creation task (W) as shown below. CSE237a Midterm exam Prof. Tajana Simunic Rosing 5
6 3. cont. b) [15 pts] Show the minimum latency schedule for simultaneous detection of both features. Wave creation task starts at time 0ms as shown in the table below. Data processing is done on five 16 bit data samples. Time is in ms. HW./Time Sensor 1 A A Sensor 2 S S ADC DA AD DSP W Xscale SRAM MR MR MR MR MR Bus B B B B B B B B B B HW./Time Sensor 1 Sensor 2 ADC DSP F1 F1 F2 F2 D1 Xscale F3 F3 F3 F1 F1 F1 F1 F1 F1 F1 F1 F1 F1 D2 D2 SRAM MW MW Bus B B Comments: 1. Memory read/write involves bus transfer, in the case of read, we first read, then transfer read data over the bus. Opposite occurs with data writes. The cost of memory accesses is proportional to the amount of data to R/W. 2. Sensing and actuation can happen in parallel, but DA/AD can t due to the sequence between creating a wave and starting to detect it. 3. Once data is sensed, it is transferred to the on-chip cache of DSP/XScale, so there is no memory access needed here. 4. Although DSP executes filter 1 much faster than XScale, the cost of data transfer between the two is higher than just executing on XScale. The data transfer would have to happen twice since only XScale runs the final detect F2 step. CSE237a Midterm exam Prof. Tajana Simunic Rosing 6
7 4. [25 pts] An SDF is shown below (edge labels are in dark grey): a) [3 pts] Define its incidence matrix G = [ ] b) [2 pts] What is its rank? Rank is 2. CSE237a Midterm exam Prof. Tajana Simunic Rosing 7
8 4. Cont. c) [10 pts] System constraints specify that task A has to execute before task B which has to execute before task C. Is there a PASS schedule? If not, change the SDF so that there is a PASS. Derive the PASS schedule. 6 A 2 B = 0 & 2 B 3 C = 0 => 3A=B, 2B=3C Smallest q = [ 1 3 2] PASS = { A BBB CC } d) [5 pts] Derive the initial condition for the schedule defined in part c) Buf(0) = [ ] e) [5 pts] Derive the buffer sizes for the schedule from part c) [ ] -> [ ] -> [ ] -> [ ] -> [ ] -> [ ] Buffer sizes : [ ] CSE237a Midterm exam Prof. Tajana Simunic Rosing 8
9 5. [25 pts] Consider the following one-player game: there is an urn with black and red balls. In each round the player takes two balls: If both are black, then the player returns one black If both are red, then the player returns one red If one is red and one is black, then the player returns one red. a) [10 pts] Assume that the urn initially has Nr red balls and Nb black balls. Draw a Petri net that models this game. b) [10 pts] Is it possible to play the game in such a way that the urn is empty at the end of the game for some Nr and Nb? This question is equivalent to finding all Mo marking such that (0,0, Nr+Nb) is reachable from Mo. Since all sequences for Mo lead to either (1,0,*) or (0,1,*). c) [5 pts] Is this Petri net live? Show why. The Petri net is not live because there are markings when all transitions are dead, such as (1,0,*) and (0,1,*). CSE237a Midterm exam Prof. Tajana Simunic Rosing 9
10 6. [30 pts] A periodic control tak C is executed on a CPU, which executes also two other tasks, A and B. Assume period=deadline. The tasks have the following characteristics: WCET Period A 1 5 B 2 10 C 2 x a) [10 pts] Suppose 19% of the CPU utilization is reserved for other activities. Derive the minimum task period for the control task C that guarantees schedulability of A,B and C with RM. Show the schedule in the table below. With RM scheduling condition, we obtain that CPU utilization should be less than n(2^1/n-1); with n=3, we get 78% utilization to guarantee RM schedule feasibility. Thus: =0.59=1/5+2/10+2/x => x=11 Therefore, the scheduling priorities are: A, B, C Time Task A B B C C A A B B C C A Time Time A B B C C A A B B C C A CSE237a Midterm exam Prof. Tajana Simunic Rosing 10
11 6. cont. b) [10 pts] Due to special design constraints task C has to be executed every 10 time units. Assume that start times for tasks A,B & C are 2,1 and 0 respectively. From that point on they repeat with period shown in the table (e.g. if task A has the highest priority, it would be scheduled at time 2, 7, 12 etc.). Schedule the tasks with EDF. Since task C executes every 10 time units, now the schedule will repeat with period 10. Deadlines: A B C Time Task C C A B B A C C A B B A Time Task C C A B B A C C A B B A c) [10 pts] Task C has a period of 15 time units. All tasks start at time 0. Their characteristics are shown in the table above. Slowing down any of the tasks by 50% results in saving 75% in terms of power consumption. The cost of speeding back up is one time unit. Derive a minimum power consumption schedule that still meets all the deadlines. How much power is saved? The schedule repeats after 15 time units. First see how EDF does with no DVS: Time Task A B B C C A A B B A B B C C Given this schedule, out of 15 time units, there are 6 idle ones. Given the task availability times, the system will have to speed up at most twice at cost of 2 time units. Therefore we can slow down at time 3, so task C runs 4 time units and task A two. If we continue with the slowdown, we can run task A in 2 time units and then speed up to meet the constraints for task B. S stands for speedup and it is at max pwr. The final schedule is: Time Task A B B C C C C A A A A S B B A B B C C High power schedule is for: 0-2 and time units, for the total of 6 time units. Low power schedule is for: 3-11, total of 9 time units out of 15. Normalized power consumption at slow schedule: (6*1 + 9*0.25)/15= 55% Total savings are 45%. CSE237a Midterm exam Prof. Tajana Simunic Rosing 11
HW#3 - CSE 237A. 1. A scheduler has three queues; A, B and C. Outgoing link speed is 3 bits/sec
HW#3 - CSE 237A 1. A scheduler has three queues; A, B and C. Outgoing link speed is 3 bits/sec a. (Assume queue A wants to transmit at 1 bit/sec, and queue B at 2 bits/sec and queue C at 3 bits/sec. What
More informationECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer
ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer by: Matt Mazzola 12222670 Abstract The design of a spectrum analyzer on an embedded device is presented. The device achieves minimum
More informationFrom Synchronous to Asynchronous Design
by Gerrit Muller Buskerud University College e-mail: gaudisite@gmail.com www.gaudisite.nl Abstract The most simple real time programming paradigm is a synchronous loop. This is an effective approach for
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationHello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used
Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used to convert the external analog voltage-like sensor
More informationBlock Diagram. 16/24/32 etc. pixin pixin_sof pixin_val. Supports 300 MHz+ operation on basic FPGA devices 2 Memory Read/Write Arbiter SYSTEM SIGNALS
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC or SoC Supplied as human readable VHDL (or Verilog) source code Output supports full flow control permitting
More informationQuiz #4 Thursday, April 25, 2002, 5:30-6:45 PM
Last (family) name: First (given) name: Student I.D. #: Circle section: Hu Saluja Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/CS 352 Digital System Fundamentals
More informationECE 263 Digital Systems, Fall 2015
ECE 263 Digital Systems, Fall 2015 REVIEW: FINALS MEMORY ROM, PROM, EPROM, EEPROM, FLASH RAM, DRAM, SRAM Design of a memory cell 1. Draw circuits and write 2 differences and 2 similarities between DRAM
More informationSensor Development for the imote2 Smart Sensor Platform
Sensor Development for the imote2 Smart Sensor Platform March 7, 2008 2008 Introduction Aging infrastructure requires cost effective and timely inspection and maintenance practices The condition of a structure
More informationCSE 140 Exam #3 Tajana Simunic Rosing
CSE 140 Exam #3 Tajana Simunic Rosing Winter 2010 Do not start the exam until you are told to. Turn off any cell phones or pagers. Write your name and PID at the top of every page. Do not separate the
More informationCSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz
CSE140L: Components and Design Techniques for Digital Systems Lab CPU design and PLDs Tajana Simunic Rosing Source: Vahid, Katz 1 Lab #3 due Lab #4 CPU design Today: CPU design - lab overview PLDs Updates
More informationChapter 7 Memory and Programmable Logic
EEA091 - Digital Logic 數位邏輯 Chapter 7 Memory and Programmable Logic 吳俊興國立高雄大學資訊工程學系 2006 Chapter 7 Memory and Programmable Logic 7-1 Introduction 7-2 Random-Access Memory 7-3 Memory Decoding 7-4 Error
More informationFOR MULTIMEDIA mobile systems powered by a battery
IEEE TRANSACTIONS ON MULTIMEDIA, VOL. 7, NO. 1, FEBRUARY 2005 67 ITRON-LP: Power-Conscious Real-Time OS Based on Cooperative Voltage Scaling for Multimedia Applications Hiroshi Kawaguchi, Member, IEEE,
More informationPivoting Object Tracking System
Pivoting Object Tracking System [CSEE 4840 Project Design - March 2009] Damian Ancukiewicz Applied Physics and Applied Mathematics Department da2260@columbia.edu Jinglin Shen Electrical Engineering Department
More informationOL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features
OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0 General Description Applications Features The OL_H264e core is a hardware implementation of the H.264 baseline video compression algorithm. The core
More informationEECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15
EECS578 Prof. Bertacco Fall 2015 EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15 1. Overview This project focuses on designing a test plan and a set of test programs for a digital reverberation
More informationModule Introduction. Purpose This training module covers 68K/ColdFire Specific Peripherals
Introduction Purpose This training module covers 68K/ColdFire Specific Peripherals Objectives Explain the features of the Physical Layer Interface Controller (PLIC) module, including the configuration
More informationModeling Digital Systems with Verilog
Modeling Digital Systems with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 6-1 Composition of Digital Systems Most digital systems can be partitioned into two types
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationCSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Tajana Simunic Rosing. Source: Vahid, Katz
CSE140L: Components and Design Techniques for Digital Systems Lab FSMs Tajana Simunic Rosing Source: Vahid, Katz 1 Flip-flops Hardware Description Languages and Sequential Logic representation of clocks
More informationni.com Digital Signal Processing for Every Application
Digital Signal Processing for Every Application Digital Signal Processing is Everywhere High-Volume Image Processing Production Test Structural Sound Health and Vibration Monitoring RF WiMAX, and Microwave
More informationCCD 143A 2048-Element High Speed Linear Image Sensor
A CCD 143A 2048-Element High Speed Linear Image Sensor FEATURES 2048 x 1 photosite array 13µm x 13µm photosites on 13µm pitch High speed = up to 20MHz data rates Enhanced spectral response Low dark signal
More informationCSE 140 Exam #3 Solution Tajana Simunic Rosing
CSE 140 Exam #3 Solution Tajana Simunic Rosing Winter 2010 Do not start the exam until you are told to. Turn off any cell phones or pagers. Write your name and PID at the top of every page. Do not separate
More informationCSE140: Components and Design Techniques for Digital Systems. More D-Flip-Flops. Tajana Simunic Rosing. Sources: TSR, Katz, Boriello & Vahid
CSE140: Components and esign Techniques for igital Systems More -Flip-Flops Tajana Simunic Rosing Where we are now. What we covered last time: SRAM cell, SR latch, latch, -FF What we ll do next: -FF review,
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More information1ms Column Parallel Vision System and It's Application of High Speed Target Tracking
Proceedings of the 2(X)0 IEEE International Conference on Robotics & Automation San Francisco, CA April 2000 1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Y. Nakabo,
More informationTOWARD A FOCUSED MARKET William Bricken September A variety of potential markets for the CoMesh product. TARGET MARKET APPLICATIONS
TOWARD A FOCUSED MARKET William Bricken September 2002 A variety of potential markets for the CoMesh product. POTENTIAL TARGET MARKET APPLICATIONS set-top boxes direct broadcast reception signal encoding
More informationCAN, LIN and FlexRay Protocol Triggering and Decode for Infiniium 9000A and 9000 H-Series Oscilloscopes
CAN, LIN and FlexRay Protocol Triggering and Decode for Infiniium 9000A and 9000 H-Series Oscilloscopes Data sheet This application is available in the following license variations. Order N8803B for a
More informationFigure 1: Feature Vector Sequence Generator block diagram.
1 Introduction Figure 1: Feature Vector Sequence Generator block diagram. We propose designing a simple isolated word speech recognition system in Verilog. Our design is naturally divided into two modules.
More informationStatic Timing Analysis for Nanometer Designs
J. Bhasker Rakesh Chadha Static Timing Analysis for Nanometer Designs A Practical Approach 4y Spri ringer Contents Preface xv CHAPTER 1: Introduction / 1.1 Nanometer Designs 1 1.2 What is Static Timing
More informationOL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features
OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0 General Description Applications Features The OL_H264MCLD core is a hardware implementation of the H.264 baseline video compression
More informationRegister Transfer Level (RTL) Design Cont.
CSE4: Components and Design Techniques for Digital Systems Register Transfer Level (RTL) Design Cont. Tajana Simunic Rosing Where we are now What we are covering today: RTL design examples, RTL critical
More informationVLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics
1) Explain why & how a MOSFET works VLSI Design: 2) Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes (a) with increasing Vgs (b) with increasing transistor width (c) considering Channel
More informationCCD Element Linear Image Sensor CCD Element Line Scan Image Sensor
1024-Element Linear Image Sensor CCD 134 1024-Element Line Scan Image Sensor FEATURES 1024 x 1 photosite array 13µm x 13µm photosites on 13µm pitch Anti-blooming and integration control Enhanced spectral
More informationAn automatic synchronous to asynchronous circuit convertor
An automatic synchronous to asynchronous circuit convertor Charles Brej Abstract The implementation methods of asynchronous circuits take time to learn, they take longer to design and verifying is very
More informationDT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:
DT9837 Series High Performance, Powered Modules for Sound & Vibration Analysis The DT9837 Series high accuracy dynamic signal acquisition modules are ideal for portable noise, vibration, and acoustic measurements.
More informationIEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline
IEEE802.11a Based Wireless AV Module() with Digital AV Interface TOSHIBA Corp. T.Wakutsu, N.Shibuya, E.Kamagata, T.Matsumoto, Y.Nagahori, T.Sakamoto, Y.Unekawa, K.Tagami, M.Serizawa Outline Background
More informationScans and encodes up to a 64-key keyboard. DB 1 DB 2 DB 3 DB 4 DB 5 DB 6 DB 7 V SS. display information.
Programmable Keyboard/Display Interface - 8279 A programmable keyboard and display interfacing chip. Scans and encodes up to a 64-key keyboard. Controls up to a 16-digit numerical display. Keyboard has
More informationMPEG decoder Case. K.A. Vissers UC Berkeley Chamleon Systems Inc. and Pieter van der Wolf. Philips Research Eindhoven, The Netherlands
MPEG decoder Case K.A. Vissers UC Berkeley Chamleon Systems Inc. and Pieter van der Wolf Philips Research Eindhoven, The Netherlands 1 Outline Introduction Consumer Electronics Kahn Process Networks Revisited
More informationINDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control
INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE On Industrial Automation and Control By Prof. S. Mukhopadhyay Department of Electrical Engineering IIT Kharagpur Topic Lecture
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationEITF35: Introduction to Structured VLSI Design
EITF35: Introduction to Structured VLSI Design Part 4.2.1: Learn More Liang Liu liang.liu@eit.lth.se 1 Outline Crossing clock domain Reset, synchronous or asynchronous? 2 Why two DFFs? 3 Crossing clock
More informationDigital Fundamentals. Introduction to Digital Signal Processing
Digital Fundamentals Introduction to Digital Signal Processing 1 Objectives List the essential elements in a digital signal processing system Explain how analog signals are converted to digital form Discuss
More informationA video signal processor for motioncompensated field-rate upconversion in consumer television
A video signal processor for motioncompensated field-rate upconversion in consumer television B. De Loore, P. Lippens, P. Eeckhout, H. Huijgen, A. Löning, B. McSweeney, M. Verstraelen, B. Pham, G. de Haan,
More informationChapter 9 MSI Logic Circuits
Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis
More informationDebugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes
Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes Application Note What you will learn: This document focuses on how Visual Triggering, Pinpoint Triggering, and Advanced Search
More informationEECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline
EECS150 - Digital Design Lecture 12 - Video Interfacing Oct. 8, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John
More informationResearch Article. Implementation of Low Power, Delay and Area Efficient Shifters for Memory Based Computation
International Journal of Modern Science and Technology Vol. 2, No. 5, 2017. Page 217-222. http://www.ijmst.co/ ISSN: 2456-0235. Research Article Implementation of Low Power, Delay and Area Efficient Shifters
More informationGo BEARS~ What are Machine Structures? Lecture #15 Intro to Synchronous Digital Systems, State Elements I C
CS6C L5 Intro to SDS, State Elements I () inst.eecs.berkeley.edu/~cs6c CS6C : Machine Structures Lecture #5 Intro to Synchronous Digital Systems, State Elements I 28-7-6 Go BEARS~ Albert Chae, Instructor
More informationBubble Razor An Architecture-Independent Approach to Timing-Error Detection and Correction
1 Bubble Razor An Architecture-Independent Approach to Timing-Error Detection and Correction Matthew Fojtik, David Fick, Yejoong Kim, Nathaniel Pinckney, David Harris, David Blaauw, Dennis Sylvester mfojtik@umich.edu
More informationCOSC3213W04 Exercise Set 2 - Solutions
COSC313W04 Exercise Set - Solutions Encoding 1. Encode the bit-pattern 1010000101 using the following digital encoding schemes. Be sure to write down any assumptions you need to make: a. NRZ-I Need to
More informationBUSES IN COMPUTER ARCHITECTURE
BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.
More informationDigital Signal. Continuous. Continuous. amplitude. amplitude. Discrete-time Signal. Analog Signal. Discrete. Continuous. time. time.
Discrete amplitude Continuous amplitude Continuous amplitude Digital Signal Analog Signal Discrete-time Signal Continuous time Discrete time Digital Signal Discrete time 1 Digital Signal contd. Analog
More informationCHECKPOINT 2.5 FOUR PORT ARBITER AND USER INTERFACE
1.0 MOTIVATION UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE CHECKPOINT 2.5 FOUR PORT ARBITER AND USER INTERFACE Please note that
More informationCS A490 Digital Media and Interactive Systems
CS A490 Digital Media and Interactive Systems Lecture 8 Review of Digital Video Encoding/Decoding and Transport October 7, 2013 Sam Siewert MT Review Scheduling Taxonomy and Architecture Traditional CPU
More informationCHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER
80 CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 6.1 INTRODUCTION Asynchronous designs are increasingly used to counter the disadvantages of synchronous designs.
More informationEvaluating Oscilloscopes to Debug Mixed-Signal Designs
Introduction Evaluating Oscilloscopes to Debug Mixed-Signal Designs Our thanks to Agilent for allowing us to reprint the following article. Today s embedded designs based on microcontrollers (MCUs) and
More informationAE16 DIGITAL AUDIO WORKSTATIONS
AE16 DIGITAL AUDIO WORKSTATIONS 1. Storage Requirements In a conventional linear PCM system without data compression the data rate (bits/sec) from one channel of digital audio will depend on the sampling
More informationDesign and analysis of microcontroller system using AMBA- Lite bus
Design and analysis of microcontroller system using AMBA- Lite bus Wang Hang Suan 1,*, and Asral Bahari Jambek 1 1 School of Microelectronic Engineering, Universiti Malaysia Perlis, Perlis, Malaysia Abstract.
More informationLecture 2: Digi Logic & Bus
Lecture 2 http://www.du.edu/~etuttle/electron/elect36.htm Flip-Flop (kiikku) Sequential Circuits, Bus Online Ch 20.1-3 [Sta10] Ch 3 [Sta10] Circuits with memory What moves on Bus? Flip-Flop S-R Latch PCI-bus
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationUNIT V 8051 Microcontroller based Systems Design
UNIT V 8051 Microcontroller based Systems Design INTERFACING TO ALPHANUMERIC DISPLAYS Many microprocessor-controlled instruments and machines need to display letters of the alphabet and numbers. Light
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationA Low-Power 0.7-V H p Video Decoder
A Low-Power 0.7-V H.264 720p Video Decoder D. Finchelstein, V. Sze, M.E. Sinangil, Y. Koken, A.P. Chandrakasan A-SSCC 2008 Outline Motivation for low-power video decoders Low-power techniques pipelining
More informationEECS 270 Group Homework 4 Due Friday. June half credit if turned in by June
EES 270 Group Homework 4 ue Friday. June 1st @9:45am, half credit if turned in by June 1st @4pm. Name: unique name: Name: unique name: Name: unique name: This is a group assignment; all of the work should
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationmicroenable 5 marathon ACL Product Profile of microenable 5 marathon ACL Datasheet microenable 5 marathon ACL
i Product Profile of Scalable, intelligent high performance frame grabber for highest requirements on image acquisition and preprocessing by robust industrial MV standards All formats of Camera Link standard
More informationSequential Elements con t Synchronous Digital Systems
ecture 15 Computer Science 61C Spring 2017 February 22th, 2017 Sequential Elements con t Synchronous Digital Systems 1 Administrivia I Good news: Waitlist students: You are in! Concurrent Enrollment students:
More informationIEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing
IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing Theodore Yu theodore.yu@ti.com Texas Instruments Kilby Labs, Silicon Valley Labs September 29, 2012 1 Living in an analog world The
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationTHE USE OF forward error correction (FEC) in optical networks
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract
More informationVideo Output and Graphics Acceleration
Video Output and Graphics Acceleration Overview Frame Buffer and Line Drawing Engine Prof. Kris Pister TAs: Vincent Lee, Ian Juch, Albert Magyar Version 1.5 In this project, you will use SDRAM to implement
More informationEECS 270 Final Exam Spring 2012
EECS 270 Final Exam Spring 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: Page # Points 2 /20 3 /12 4 /10 5 /15
More informationSection bit Analog-to-Digital Converter (ADC)
Section 17. 10-bit Analog-to-Digital Converter (ADC) HIGHLIGHTS This section of the manual contains the following major topics: 17 17.1 Introduction...17-2 17.2 Control Registers...17-4 17.3 ADC Operation,
More informationCHARACTERIZATION OF END-TO-END DELAYS IN HEAD-MOUNTED DISPLAY SYSTEMS
CHARACTERIZATION OF END-TO-END S IN HEAD-MOUNTED DISPLAY SYSTEMS Mark R. Mine University of North Carolina at Chapel Hill 3/23/93 1. 0 INTRODUCTION This technical report presents the results of measurements
More informationLaboratory Exercise 4
Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be
More informationA/D and D/A convertor 0(4) 24 ma DC, 16 bits
A/D and D/A convertor 0(4) 24 ma DC, 6 bits ZAT-DV The board contains independent isolated input A/D convertors for measurement of DC current signals 0(4) ma from technological convertors and sensors and
More informationEmbedded System Design
Embedded System Design Stephen A. Edwards Columbia University Spring 2013 Spot the Computer Embedded Systems: Ubiquitous Computers iphone Laser Keyboard Nikon D300 Video Watch GPS Playstation 3 PC Keyboard
More informationSenior Design Project: Blind Transmitter
Senior Design Project: Blind Transmitter Marvin Lam Mamadou Sall Ramtin Malool March 19, 2007 As the technology industry progresses we cannot help but to note that products are becoming both smaller and
More informationmmwave Radar Sensor Auto Radar Apps Webinar: Vehicle Occupancy Detection
mmwave Radar Sensor Auto Radar Apps Webinar: Vehicle Occupancy Detection Please note, this webinar is being recorded and will be made available to the public. Audio Dial-in info: Phone #: 1-972-995-7777
More informationIMPLEMENTATION AND ANALYSIS OF FIR FILTER USING TMS 320C6713 DSK Sandeep Kumar
IMPLEMENTATION AND ANALYSIS OF FIR FILTER USING TMS 320C6713 DSK Sandeep Kumar Munish Verma ABSTRACT In most of the applications, analog signals are produced in response to some physical phenomenon or
More informationDIGITAL INSTRUMENTS S.R.L. SPM-ETH (Synchro Phasor Meter over ETH)
DIGITAL INSTRUMENTS S.R.L. SPM-ETH (Synchro Phasor Meter over ETH) SPM-ETH (Synchro Phasor Meter over ETH) Digital Instruments 1 ver the years, an awareness of the criticality of the Power Grid and Orelated
More informationOscilloscopes, logic analyzers ScopeLogicDAQ
Oscilloscopes, logic analyzers ScopeLogicDAQ ScopeLogicDAQ 2.0 is a comprehensive measurement system used for data acquisition. The device includes a twochannel digital oscilloscope and a logic analyser
More information[Hari* et al., 5.(5): May, 2016] ISSN: IC Value: 3.00 Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY SIMULATION OF MODIFIED AGC AND PRE SYNCHRONIZATION PROCESSOR IN LOW POWER SOFTWARE DEFINED RADIO RECEIVER Hari Hara P Kumar M
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationIntroduction. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Introduction ECE 153B Sensor & Peripheral Interface Design Course Facts Instructor Dr. John M. Johnson (johnson@ece.ucsb.edu) Harold Frank Hall 3165 Office hours: Monday and Wednesday, 12:30 1:30 PM Lecture
More informationFast Quadrature Decode TPU Function (FQD)
PROGRAMMING NOTE Order this document by TPUPN02/D Fast Quadrature Decode TPU Function (FQD) by Jeff Wright 1 Functional Overview The fast quadrature decode function is a TPU input function that uses two
More informationV6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver
EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four
More informationArtisan Technology Group is your source for quality new and certified-used/pre-owned equipment
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment FAST SHIPPING AND DELIVERY TENS OF THOUSANDS OF IN-STOCK ITEMS EQUIPMENT DEMOS HUNDREDS OF MANUFACTURERS SUPPORTED
More informationOutline. EECS150 - Digital Design Lecture 27 - Asynchronous Sequential Circuits. Cross-coupled NOR gates. Asynchronous State Transition Diagram
EECS150 - Digital Design Lecture 27 - Asynchronous Sequential Circuits Nov 26, 2002 John Wawrzynek Outline SR Latches and other storage elements Synchronizers Figures from Digital Design, John F. Wakerly
More informationClarke and Inverse ClarkeTransformations Hardware Implementation. User Guide
Clarke and Inverse ClarkeTransformations Hardware Implementation User Guide Clarke and Inverse Clarke Transformations Hardware Implementation User Guide Table of Contents Clarke and Inverse Clarke Transformations
More informationAI-1204Z-PCI. Features. 10MSPS, 12-bit Analog Input Board for PCI AI-1204Z-PCI 1. Ver.1.04
10MSPS, 12-bit Analog Board for PCI AI-1204Z-PCI * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus-compliant interface board that expands
More informationEEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared
More informationHardware Platform Design for Real-Time Video Applications
Hardware Platform Design for Real-Time Video pplications. Ben titallah*, P. Kadionik**, F. Ghozzi*, P.uel**, N. Masmoudi*, P.Marchegay** *Laboratoire d Electronique et des Technologies de l Information
More informationCS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.
CS 110 Computer Architecture Finite State Machines, Functional Units Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University
More informationNational Park Service Photo. Utah 400 Series 1. Digital Routing Switcher.
National Park Service Photo Utah 400 Series 1 Digital Routing Switcher Utah Scientific has been involved in the design and manufacture of routing switchers for audio and video signals for over thirty years.
More informationPoint System (for instructor and TA use only)
EEL 4744C - Drs. George and Gugel Spring Semester 2002 Final Exam NAME SS# Closed book and closed notes examination to be done in pencil. Calculators are permitted. All work and solutions are to be written
More informationEAN-Performance and Latency
EAN-Performance and Latency PN: EAN-Performance-and-Latency 6/4/2018 SightLine Applications, Inc. Contact: Web: sightlineapplications.com Sales: sales@sightlineapplications.com Support: support@sightlineapplications.com
More informationDigital Audio Design Validation and Debugging Using PGY-I2C
Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital
More informationAN-ENG-001. Using the AVR32 SoC for real-time video applications. Written by Matteo Vit, Approved by Andrea Marson, VERSION: 1.0.0
Written by Matteo Vit, R&D Engineer Dave S.r.l. Approved by Andrea Marson, CTO Dave S.r.l. DAVE S.r.l. www.dave.eu VERSION: 1.0.0 DOCUMENT CODE: AN-ENG-001 NO. OF PAGES: 8 AN-ENG-001 Using the AVR32 SoC
More information