The Project & Digital Video. Today. The Project (1) EECS150 Fall Lab Lecture #7. Arjun Singh
|
|
- Sara Douglas
- 5 years ago
- Views:
Transcription
1 The Project & Digital Video EECS150 Fall Lab Lecture #7 Arjun Singh Adopted from slides designed by Greg Gibeling and Chris Fletcher 10/10/2008 EECS150 Lab Lecture #7 1 Today Project Introduction Good Design (Part 2) Interfaces and Handshaking Video Encoder Digital Video ITU-R BT.601/ITU-R BT.656 Video Encoder I 2 C Bus More Information 10/10/2008 EECS150 Lab Lecture #7 2 The Project (1) Digital Storage Oscilloscope Display audio as waveforms Stream audio from network audio or from a microphone Store audio stream Playback audio stream Trigger and freeze under different conditions Extra Credit A major part of this project Will augment checkpoints 3, 4 and 5 10/10/2008 EECS150 Lab Lecture #7 3 1
2 The Project (2) Checkpoints Require more design work than labs We re not telling you exactly what to do Part of your project Design them well Test them thoroughly! Don t lose your code Require more time 10/8/2004 EECS150 Lab Lecture #6 4 The Project (3) Checkpoint Roadmap Video Encoder SDRAM in Simulation SDRAM in Hardware + SDRAM Arbiter Waveform Generator + OScope features AC97 Audio Extra Credit Check calendar page and project spec for dates 10/10/2008 EECS150 Lab Lecture #7 5 Interfaces & Handshaking (1) Connect two modules with just wires No combinational logic Unidirectional Data-flow Source Sink 10/10/2008 EECS150 Lab Lecture #7 6 2
3 Interfaces & Handshaking (2) Handshaking Signals Valid (from Source) Ready (from Sink) Don t rely on timing assumptions 10/10/2008 EECS150 Lab Lecture #7 7 Interfaces & Handshaking (3) Data Transfer Synchronous When Ready and Valid are both high 10/10/2008 EECS150 Lab Lecture #7 8 Checkpoint #1: Video Encoder Video Encoder Sets up NTSC framing Blanking, SAV, EAV Request Data & Display it Test ROM Video Line & Pair Address 32b NTSC Video (No Blanking) Video Encoder 8b NTSC Video (Complete) ADV7194 Outgoing Video (S-Video Out Cable) Monitor 10/10/2008 EECS150 Lab Lecture #7 9 3
4 Digital Video (1) Pixel Array A digital image is represented by a matrix of pixels which include color information. Frames Motion is created by flashing a series of still frames SIF, 82 Kpx Video, 300 Kpx PC/Mac, 1 2 Mpx High-Definition Television (HDTV), 1 Mpx Workstation, 1 Mpx High-Definition Television (HDTV), 2 Mpx /10/2008 EECS150 Lab Lecture #7 10 Digital Video (2) Scanning Images are generated on the screen by scanning pixel lines, left to right, top to bottom Early CRTs required time to get from the end of a line to the beginning of the next. Therefore each line of video consists of active video portion and a horizontal blanking interval To reduce flicker, each frame is divided into two fields: odd and even 10/10/2008 EECS150 Lab Lecture #7 11 Digital Video (3) Colors Usually represented as red, green and blue In the digital domain we could transmit 8bits each for RGB. Transition from B&W Didn t want to break old TVs Added separate color or Chroma signals Y: Luma (Black and White) Cr: Chroma Red (New color signal) Cb: Chroma Blue (New color signal) 10/10/2008 EECS150 Lab Lecture #7 12 4
5 Digital Video (4) Chroma Subsampling Human eye is sensitive to Luma more than Chroma RGB 4:4:4 Y C R C B 4:4:4 4:2:2 (ITU-601) 4:2:0 (MPEG-1) 4:2:0 (MPEG-2) R 0 R 2 R 1 R 3 Y 2 Y 3 Y 2 Y 3 Y 2 Y 3 Y 2 Y 3 G 0 G 2 G 1 G 3 C B C B C B C B C B 0-1 C B 2-3 C B 0-3 C B 0-3 B 0 B 2 B 1 B 3 C R C R C R C R C R 0-1 C R 0-1 C R 0-3 C R /10/2008 EECS150 Lab Lecture #7 13 Administrative Info (1) Project Partners Talk to us ASAP if you don t have one SVN Repositories Chris will give introduction next Tuesday, 3:30-5:00pm (his OH time) Introduction will be audio-cast (Audio-cast guaranteed this time) 10/10/2008 EECS150 Lab Lecture #7 14 Administrative Info (2) Design Reviews Grading You have it or you don t Bring diagrams Schematic On a napkin Bubble-and-arc Block Diagrams NO VERILOG 10/10/2008 EECS150 Lab Lecture #7 15 5
6 C B 359 Y 718 C R 359 Y 719 C B 0 C R 0 C B 359 Y 718 C R 359 Y 719 C B 360 Y 720 C R 360 Y 721 C B 368(366) Y 736(732) C R 368(366) Y 855(861) C B 428(431) Y 856(862) C R 428(431) Y 857(863) C B 0 C R 0 NO DESIGN NO HELP 10/10/2008 EECS150 Lab Lecture #7 16 ITU-R BT.601 Formerly, CCIR-601. Designed for digitizing broadcast NTSC National Television System Committee Variations: 4:2:0 Chroma Subsampling PAL (European) version Component streaming: line i: C B Y C R Y C B Y C R Y line i+1: C B Y C R Y C B Y C R Y Effective Bits/Pixel: 4 components / 2 pixels = 32/2 = 16 bits/pixel Active Frame Size Frame Rate Scan Chroma subsampling Bits per component Effective bits/pixel 720 x /sec Interlaced 4:2:2 2:1 in X only Coincedent /10/2008 EECS150 Lab Lecture #7 17 ITU-R BT.656 (1) Details Pixels/Line: 858 Lines/Frame:525 Frames/S: Pixels/S: 13.5M Active Pixels/Line: 720 Lines/Frame:487 Blanking SAV/EAV: 4B/4B Black filler Luminance data, Y Chrominance data, C R Chrominance data, C B Last sample of digital active line Sample data for O H instant First sample of digital active line ( 732) (863) ( 366) ( 366) 0 1 Replaced by timing reference signal End of active video FIGURE 1 Composition of interface data stream Replaced by digital blanking data Timing reference signals Replaced by timing reference signal Start of active video Note 1 Sample identification numbers in parentheses are for 625-line systems where these differ from those for 525-line systems. (See also Recommendation ITU-R BT.803.) 10/10/2008 EECS150 Lab Lecture #7 18 D01 6
7 ITU-R BT.656 (2) Odd Field (262 Lines) Total: 262 Lines 16 Vertical Blanking 244 Active 2 Vertical Blanking Even Field Total: 263 Lines 17 Vertical Blanking 243 Active 3 Vertical Blanking 10/10/2008 EECS150 Lab Lecture #7 19 ITU-R BT.656 (3) P9 P8 P7 P6 P5 P4 P3 P2 1 b1 1 b1 1 b1 1 b1 1 b1 1 b1 1 b1 1 b1 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b0 1 b1 F V H E[3] E[2] E[1] E[0] F: Field Select (0: Odd, 1: Even) V: Vertical Blanking Flag H: EAV/SAV Flag (0: SAV, 1: EAV) E[3]=V^H, E[2]=F^H, E[1]=F^V, E[0]=F^V^H 10/10/2008 EECS150 Lab Lecture #7 20 Video Encoder (1) Analog Devices ADV7194 Supports ITU-R BT.601/656 S-Video and Composite Outputs I 2 C Control (We will give this to you) 10/10/2008 EECS150 Lab Lecture #7 21 7
8 Video Encoder (2) Signal Width Dir Description VE_P 10 O Outoing NTSC Video (Use {Data, 2 b00}) VE_SCLK 1 O I 2 C Clock (For Initialization) VE_SDA 1 O I 2 C Data (For Initialization) VE_PAL_NTSC 1 O PAL/NTSC Mode Select (Always 1 b0) VE_RESET_B_ 1 O Active low reset (~Reset) VE_HSYNC_B_ 1 O Manual Control (Always 1 b1) VE_VSYNC_B_ 1 O Manual Control (Always 1 b1) VE_BLANK_B_ 1 O Manual Control (Always 1 b1) VE_SCRESET 1 O Manual Control (Always 1 b0) VE_CLKIN 1 O Clock (27MHz, Just send Clock) 10/10/2008 EECS150 Lab Lecture #7 22 Video Encoder (3) Signal Width Dir Description Clock 1 I Clock input (27MHz) Reset 1 I Reset input Data 32 I Requested Data from ROM DataValid 1 I Data is valid this cycle DataReady 1 O The Video Encoder is ready to receive more data. If DataReady and DataValid are both high, the VideoEncoder should latch in Data on the next rising edge. AddressLine 9 O Line of Video ({Line[7:0], Field}) The ROM will return a pixel pair from this line. AddressPair 9 O Pair of Pixels. The line will return data for this pixel pair. AddressValid 1 O AddressLine and AddressPair are valid this cycle. AddressReady 1 I The sink connected to AddressLine/AddressPair is ready to receive those signals. 10/10/2008 EECS150 Lab Lecture #7 23 Video Encoder (4) General Video Encoder Block Diagram Test ROM Address Lines AddressReady AddressValid 32b NTSC Video (No Blanking) Address Counter Data Clip Address Counter H FSM V FSM Blank Control 32b Clipped YCrYCb (0x10 Data 0xF0) I 2 C Done Blank Gen (Mux) I 2 C Control IOReg I2C Clock & data I2C Clock & data 10b NTSC Video (Complete) ADV7194 Outgoing Video (S-Video Out Cable) Monitor VideoEncoder 10/10/2008 EECS150 Lab Lecture #7 24 8
9 Video Encoder (5) Basic Design Stream EAV, Blank, SAV, Active Lines Generate EAV/SAV/Blank using a mux Register output data (Timing reasons) Request Incoming Data Request it the cycle before you need it Must be clipped Minimum data is 0x10 Maximum data is 0xF0 Otherwise it will appear to be blanking signals 10/10/2008 EECS150 Lab Lecture #7 25 Video Encoder (6) Testing Test thoroughly Simulation is difficult with test ROM Try using values which count, so you can see it Design your testbench early Perhaps one partner should design the module, one should design the testbench Ensure that you test corner cases First and last lines Off-by-one errors in counters 10/10/2008 EECS150 Lab Lecture #7 26 I 2 C ADV7194 Initialization using I 2 C Requires only 2 wires Serial Data (Bidirectional) Clock (Driven by master) Runs at up to 400kHz Bidirectional Communication Given to you Complicated to get right Hard to debug 10/10/2008 EECS150 Lab Lecture #7 27 9
10 I 2 C (2) Physical Protocol Data Open collector bidirectional bus Driven by sender Clock Open collector unidirectional bus Driven by master May be pulled low to stall transmission Bidirectional Open Collector Bus Endpoint A Endpoint B 10kΩ Pullup 10kΩ Pullup DIn Enable DOut DIn Enable DOut 10/10/2008 EECS150 Lab Lecture #7 28 I 2 C (3) Protocol Start Condition Address Address Acknowledge Data Transfer Data Acknowledge Stop Condition 10/10/2008 EECS150 Lab Lecture #7 29 I 2 C (4) Arbitration Anyone can drive bus at any time No central arbiter No short circuits (Impossible in open collector) Decentralized Arbitration Check data bus against value you re sending Mismatch means someone else is transmitting So let them finish, and then try again Inherently gives preferences to accesses with more 1 b1s in them 10/10/2008 EECS150 Lab Lecture #
11 More Information Checkpoint Writeup Documents Page of the Website Video in a Nutshell ADV7194 Datasheet Complete ADV7194 reference ITU-R BT.656 & ITU-R BT.601 Standards Complete video standards I 2 C Bus Specification READ THE DATASHEETS! 10/10/2008 EECS150 Lab Lecture #
Checkpoint 2 Video Encoder
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE ASSIGNED: Week of 3/7 DUE: Week of 3/14, 10 minutes after start (xx:20) of your assigned
More informationCheckpoint 2 Video Encoder and Basic User Interface
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Checkpoint 2 Video Encoder and Basic User Interface 1.0 Motivation The goal of this
More informationEECS150 - Digital Design Lecture 12 Project Description, Part 2
EECS150 - Digital Design Lecture 12 Project Description, Part 2 February 27, 2003 John Wawrzynek/Sandro Pintz Spring 2003 EECS150 lec12-proj2 Page 1 Linux Command Server network VidFX Video Effects Processor
More informationNOW Handout Page 1. Traversing Digital Design. EECS Components and Design Techniques for Digital Systems. Lec 13 Project Overview.
Traversing Digital Design EECS 150 - Components and Design Techniques for Digital Systems You Are Here EECS150 wks 6-15 Lec 13 Project Overview David Culler Electrical Engineering and Computer Sciences
More informationTo discuss. Types of video signals Analog Video Digital Video. Multimedia Computing (CSIT 410) 2
Video Lecture-5 To discuss Types of video signals Analog Video Digital Video (CSIT 410) 2 Types of Video Signals Video Signals can be classified as 1. Composite Video 2. S-Video 3. Component Video (CSIT
More informationModule 1: Digital Video Signal Processing Lecture 5: Color coordinates and chromonance subsampling. The Lecture Contains:
The Lecture Contains: ITU-R BT.601 Digital Video Standard Chrominance (Chroma) Subsampling Video Quality Measures file:///d /...rse%20(ganesh%20rana)/my%20course_ganesh%20rana/prof.%20sumana%20gupta/final%20dvsp/lecture5/5_1.htm[12/30/2015
More informationThe Waveform Generator. Today. PAR Timing Reports (1) EECS150 Fall Lab Lecture #10. Chris Fletcher
The Waveform Generator EECS150 Fall2008 - Lab Lecture #10 Chris Fletcher Adopted from slides designed by Chris Fletcher and Ilia Lebedev Today PAR Timing Reports Administrative Info The Waveform Generator
More informationThe World Leader in High Performance Signal Processing Solutions. Section 15. Parallel Peripheral Interface (PPI)
The World Leader in High Performance Signal Processing Solutions Section 5 Parallel Peripheral Interface (PPI) L Core Timer 64 Performance Core Monitor Processor ADSP-BF533 Block Diagram Instruction Memory
More informationSection 14 Parallel Peripheral Interface (PPI)
Section 14 Parallel Peripheral Interface (PPI) 14-1 a ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance Monitor JTAG/ Debug Core Processor LD 32 LD1 32 L1 Data Memory SD32 DMA Mastered
More informationCHECKPOINT 2.5 FOUR PORT ARBITER AND USER INTERFACE
1.0 MOTIVATION UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE CHECKPOINT 2.5 FOUR PORT ARBITER AND USER INTERFACE Please note that
More information1. Broadcast television
VIDEO REPRESNTATION 1. Broadcast television A color picture/image is produced from three primary colors red, green and blue (RGB). The screen of the picture tube is coated with a set of three different
More informationGraduate Institute of Electronics Engineering, NTU Digital Video Recorder
Digital Video Recorder Advisor: Prof. Andy Wu 2004/12/16 Thursday ACCESS IC LAB Specification System Architecture Outline P2 Function: Specification Record NTSC composite video Video compression/processing
More informationCheckpoint 1 AC97 Audio
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Checkpoint 1 AC97 Audio 1.0 Motivation One of the most difficult aspects of digital
More informationChapter 3 Fundamental Concepts in Video. 3.1 Types of Video Signals 3.2 Analog Video 3.3 Digital Video
Chapter 3 Fundamental Concepts in Video 3.1 Types of Video Signals 3.2 Analog Video 3.3 Digital Video 1 3.1 TYPES OF VIDEO SIGNALS 2 Types of Video Signals Video standards for managing analog output: A.
More informationEECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline
EECS150 - Digital Design Lecture 12 - Video Interfacing Oct. 8, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John
More informationCheckpoint 4. Waveform Generator
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE ASSIGNED: DUE: Friday, October 31 th Friday, November 14 th, 2:10pm sharp Checkpoint
More informationSerial Digital Interface
Serial Digital Interface From Wikipedia, the free encyclopedia (Redirected from HDSDI) The Serial Digital Interface (SDI), standardized in ITU-R BT.656 and SMPTE 259M, is a digital video interface used
More informationChrontel CH7015 SDTV / HDTV Encoder
Chrontel Preliminary Brief Datasheet Chrontel SDTV / HDTV Encoder Features 1.0 GENERAL DESCRIPTION VGA to SDTV conversion supporting graphics resolutions up to 104x768 Analog YPrPb or YCrCb outputs for
More informationMotion Video Compression
7 Motion Video Compression 7.1 Motion video Motion video contains massive amounts of redundant information. This is because each image has redundant information and also because there are very few changes
More informationTransitioning from NTSC (analog) to HD Digital Video
To Place an Order or get more info. Call Uniforce Sales and Engineering (510) 657 4000 www.uniforcesales.com Transitioning from NTSC (analog) to HD Digital Video Sheet 1 NTSC Analog Video NTSC video -color
More informationLecture 14: Computer Peripherals
Lecture 14: Computer Peripherals The last homework and lab for the course will involve using programmable logic to make interesting things happen on a computer monitor should be even more fun than the
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 2, 2007 Problem Set Due: March 14, 2007 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More informationParallel Peripheral Interface (PPI)
The World Leader in High Performance Signal Processing Solutions Parallel Peripheral Interface (PPI) Support Email: china.dsp@analog.com ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance
More informationMultimedia. Course Code (Fall 2017) Fundamental Concepts in Video
Course Code 005636 (Fall 2017) Multimedia Fundamental Concepts in Video Prof. S. M. Riazul Islam, Dept. of Computer Engineering, Sejong University, Korea E-mail: riaz@sejong.ac.kr Outline Types of Video
More informationMultimedia Systems Video I (Basics of Analog and Digital Video) Mahdi Amiri April 2011 Sharif University of Technology
Course Presentation Multimedia Systems Video I (Basics of Analog and Digital Video) Mahdi Amiri April 2011 Sharif University of Technology Video Visual Effect of Motion The visual effect of motion is due
More informationTMS320DM646x DMSoC Video Port Interface (VPIF) User's Guide
TMS320DM646x DMSoC Video Port Interface (VPIF) User's Guide Literature Number: SPRUER9D November 2009 2 Preface... 10 1 Introduction... 12 1.1 Overview... 12 1.2 Features... 13 1.3 Features Not Supported...
More informationFingerprint Verification System
Fingerprint Verification System Cheryl Texin Bashira Chowdhury 6.111 Final Project Spring 2006 Abstract This report details the design and implementation of a fingerprint verification system. The system
More informationMultimedia Systems. Part 13. Mahdi Vasighi
Multimedia Systems Part 13 Mahdi Vasighi www.iasbs.ac.ir/~vasighi Department of Computer Science and Information Technology, Institute for Advanced Studies in Basic Sciences, Zanjan, Iran o Analog TV uses
More informationSo far. Chapter 4 Color spaces Chapter 3 image representations. Bitmap grayscale. 1/21/09 CSE 40373/60373: Multimedia Systems
So far. Chapter 4 Color spaces Chapter 3 image representations Bitmap grayscale page 1 8-bit color image Can show up to 256 colors Use color lookup table to map 256 of the 24-bit color (rather than choosing
More informationLab # 9 VGA Controller
Lab # 9 VGA Controller Introduction VGA Controller is used to control a monitor (PC monitor) and has a simple protocol as we will see in this lab. Kit parts for this lab 1 A closer look VGA Basics The
More informationDATASHEET HMP8154, HMP8156A. Features. Ordering Information. Applications. NTSC/PAL Encoders. FN4343 Rev.5.00 Page 1 of 34.
NTSC/PAL Encoders NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN4343 Rev.5.00 The HMP8154 and HMP8156A
More informationDesign and Implementation of an AHB VGA Peripheral
Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System
More informationLecture 2 Video Formation and Representation
2013 Spring Term 1 Lecture 2 Video Formation and Representation Wen-Hsiao Peng ( 彭文孝 ) Multimedia Architecture and Processing Lab (MAPL) Department of Computer Science National Chiao Tung University 1
More informationMACROVISION RGB / YUV TEMP. RANGE PART NUMBER
NTSC/PAL Video Encoder NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc September 2003 DATASHEET FN4284 Rev 6.00
More informationCh. 1: Audio/Image/Video Fundamentals Multimedia Systems. School of Electrical Engineering and Computer Science Oregon State University
Ch. 1: Audio/Image/Video Fundamentals Multimedia Systems Prof. Ben Lee School of Electrical Engineering and Computer Science Oregon State University Outline Computer Representation of Audio Quantization
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationSoftware Analog Video Inputs
Software FG-38-II has signed drivers for 32-bit and 64-bit Microsoft Windows. The standard interfaces such as Microsoft Video for Windows / WDM and Twain are supported to use third party video software.
More informationTelevision History. Date / Place E. Nemer - 1
Television History Television to see from a distance Earlier Selenium photosensitive cells were used for converting light from pictures into electrical signals Real breakthrough invention of CRT AT&T Bell
More informationRec. ITU-R BT RECOMMENDATION ITU-R BT PARAMETER VALUES FOR THE HDTV STANDARDS FOR PRODUCTION AND INTERNATIONAL PROGRAMME EXCHANGE
Rec. ITU-R BT.79-4 1 RECOMMENDATION ITU-R BT.79-4 PARAMETER VALUES FOR THE HDTV STANDARDS FOR PRODUCTION AND INTERNATIONAL PROGRAMME EXCHANGE (Question ITU-R 27/11) (199-1994-1995-1998-2) Rec. ITU-R BT.79-4
More informationLab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)
Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP DB3 CCIR 656 Encoder General Description The Digital Blocks DB3 CCIR 656 Encoder IP Core encodes 4:2:2 Y CbCr component digital video with synchronization signals to conform
More informationCamera Interface Guide
Camera Interface Guide Table of Contents Video Basics... 5-12 Introduction...3 Video formats...3 Standard analog format...3 Blanking intervals...4 Vertical blanking...4 Horizontal blanking...4 Sync Pulses...4
More informationAn Overview of Video Coding Algorithms
An Overview of Video Coding Algorithms Prof. Ja-Ling Wu Department of Computer Science and Information Engineering National Taiwan University Video coding can be viewed as image compression with a temporal
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 3, 2006 Problem Set Due: March 15, 2006 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More informationATSC vs NTSC Spectrum. ATSC 8VSB Data Framing
ATSC vs NTSC Spectrum ATSC 8VSB Data Framing 22 ATSC 8VSB Data Segment ATSC 8VSB Data Field 23 ATSC 8VSB (AM) Modulated Baseband ATSC 8VSB Pre-Filtered Spectrum 24 ATSC 8VSB Nyquist Filtered Spectrum ATSC
More information5.1 Types of Video Signals. Chapter 5 Fundamental Concepts in Video. Component video
Chapter 5 Fundamental Concepts in Video 5.1 Types of Video Signals 5.2 Analog Video 5.3 Digital Video 5.4 Further Exploration 1 Li & Drew c Prentice Hall 2003 5.1 Types of Video Signals Component video
More informationBTV Tuesday 21 November 2006
Test Review Test from last Thursday. Biggest sellers of converters are HD to composite. All of these monitors in the studio are composite.. Identify the only portion of the vertical blanking interval waveform
More informationSMPTE x720 Progressive Image Sample Structure - Analog and Digital representation and Analog Interface
MISB RP 0403.1 Recommended Practice Digital Representation and Source Interface formats for Infrared Motion Imagery mapped into 1280 x 720 format Bit-Serial Digital Interface 01 February 2010 1 Scope The
More informationDesign of VGA Controller using VHDL for LCD Display using FPGA
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of VGA Controller using VHDL for LCD Display using FPGA Khan Huma Aftab 1, Monauwer Alam 2 1, 2 (Department of ECE, Integral
More information10 Digital TV Introduction Subsampling
10 Digital TV 10.1 Introduction Composite video signals must be sampled at twice the highest frequency of the signal. To standardize this sampling, the ITU CCIR-601 (often known as ITU-R) has been devised.
More informationA Guide to Standard and High-Definition Digital Video Measurements
A Guide to Standard and High-Definition Digital Video Measurements D i g i t a l V i d e o M e a s u r e m e n t s A Guide to Standard and High-Definition Digital Video Measurements Contents In The Beginning
More informationSingMai Electronics PT55. Advanced Composite Video Interface: Encoder IP Core. User Manual. Revision th November 2016
PT55 Advanced Composite Video Interface: Encoder IP Core User Manual Revision.8 11 th November 216 PT55 User Manual Revision.8 Page 1 of 32 Revisions Date Revisions Version 1-5-216 First Draft..1 28-5-216
More informationVideo 1 Video October 16, 2001
Video Video October 6, Video Event-based programs read() is blocking server only works with single socket audio, network input need I/O multiplexing event-based programming also need to handle time-outs,
More informationRESEARCH AND DEVELOPMENT LOW-COST BOARD FOR EXPERIMENTAL VERIFICATION OF VIDEO PROCESSING ALGORITHMS USING FPGA IMPLEMENTATION
RESEARCH AND DEVELOPMENT LOW-COST BOARD FOR EXPERIMENTAL VERIFICATION OF VIDEO PROCESSING ALGORITHMS USING FPGA IMPLEMENTATION Filipe DIAS, Igor OLIVEIRA, Flávia FREITAS, Francisco GARCIA and Paulo CUNHA
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationAudio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21
Audio and Video II Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21 1 Video signal Video camera scans the image by following
More informationDigital Signal Coding
UCRL-JC-127333 PREPRINT Digital Signal Coding R. Gaunt This paper was prepared for submittal to the Association for Computing Machinery Special Interest Group on Computer Graphics (SIGGRAPH) '97 Conference
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationEBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS
EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 Tech. 3267 E Second edition January 1992 CONTENTS Introduction.......................................................
More informationSMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0
Proposed SMPTE Standard for Television Date: TP Rev 0 SMPTE 424M-2005 SMPTE Technology Committee N 26 on File Management and Networking Technology SMPTE STANDARD- --- 3 Gb/s Signal/Data Serial
More informationPrimer. A Guide to Standard and High-Definition Digital Video Measurements. 3G, Dual Link and ANC Data Information
A Guide to Standard and High-Definition Digital Video Measurements 3G, Dual Link and ANC Data Information Table of Contents In The Beginning..............................1 Traditional television..............................1
More informationAN-ENG-001. Using the AVR32 SoC for real-time video applications. Written by Matteo Vit, Approved by Andrea Marson, VERSION: 1.0.0
Written by Matteo Vit, R&D Engineer Dave S.r.l. Approved by Andrea Marson, CTO Dave S.r.l. DAVE S.r.l. www.dave.eu VERSION: 1.0.0 DOCUMENT CODE: AN-ENG-001 NO. OF PAGES: 8 AN-ENG-001 Using the AVR32 SoC
More informationVideo Graphics Array (VGA)
Video Graphics Array (VGA) Chris Knebel Ian Kaneshiro Josh Knebel Nathan Riopelle Image Source: Google Images 1 Contents History Design goals Evolution The protocol Signals Timing Voltages Our implementation
More informationVIDEO Muhammad AminulAkbar
VIDEO Muhammad Aminul Akbar Analog Video Analog Video Up until last decade, most TV programs were sent and received as an analog signal Progressive scanning traces through a complete picture (a frame)
More informationHigh-Definition, Standard-Definition Compatible Color Bar Signal
Page 1 of 16 pages. January 21, 2002 PROPOSED RP 219 SMPTE RECOMMENDED PRACTICE For Television High-Definition, Standard-Definition Compatible Color Bar Signal 1. Scope This document specifies a color
More informationCHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER
80 CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER 6.1 INTRODUCTION Asynchronous designs are increasingly used to counter the disadvantages of synchronous designs.
More informationPhysics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus. Part I
Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus Part I 0. In this part of the lab you investigate the 164 a serial-in, 8-bit-parallel-out, shift register. 1. Press in (near the LEDs) a 164.
More informationCSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8
CSCB58 - Lab 4 Clocks and Counters Learning Objectives The purpose of this lab is to learn how to create counters and to be able to control when operations occur when the actual clock rate is much faster.
More informationDigital PC to TV Encoder with Macrovision TM 2. GENERAL DESCRIPTION LINE MEMORY SYSTEM CLOCK PLL. Figure 1: Functional Block Diagram
Chrontel CHRONTEL Digital PC to TV Encoder with Macrovision TM 1. FEATURES Supports Macrovision TM 7.X anti-copy protection Pin and function compatible with CH7003 / CH7013A Has CH7013A as its non-macrovision
More informationRECOMMENDATION ITU-R BT Digital interfaces for HDTV studio signals
Rec. ITU-R BT.1120-7 1 RECOMMENDATION ITU-R BT.1120-7 Digital interfaces for HDTV studio signals (Question ITU-R 42/6) (1994-1998-2000-2003-2004-2005-2007) Scope This HDTV interface operates at two nominal
More informationDigital Media. Daniel Fuller ITEC 2110
Digital Media Daniel Fuller ITEC 2110 Daily Question: Video How does interlaced scan display video? Email answer to DFullerDailyQuestion@gmail.com Subject Line: ITEC2110-26 Housekeeping Project 4 is assigned
More informationPivoting Object Tracking System
Pivoting Object Tracking System [CSEE 4840 Project Design - March 2009] Damian Ancukiewicz Applied Physics and Applied Mathematics Department da2260@columbia.edu Jinglin Shen Electrical Engineering Department
More informationVideo Compression. Representations. Multimedia Systems and Applications. Analog Video Representations. Digitizing. Digital Video Block Structure
Representations Multimedia Systems and Applications Video Compression Composite NTSC - 6MHz (4.2MHz video), 29.97 frames/second PAL - 6-8MHz (4.2-6MHz video), 50 frames/second Component Separation video
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationDigital Television Fundamentals
Digital Television Fundamentals Design and Installation of Video and Audio Systems Michael Robin Michel Pouiin McGraw-Hill New York San Francisco Washington, D.C. Auckland Bogota Caracas Lisbon London
More informationEECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15
EECS578 Prof. Bertacco Fall 2015 EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15 1. Overview This project focuses on designing a test plan and a set of test programs for a digital reverberation
More informationDigital PC to TV Encoder 2. GENERAL DESCRIPTION LINE MEMORY TRUE SCALE SCALING & DEFLICKERING ENGINE SYSTEM CLOCK PLL
Chrontel CHRONTEL Digital PC to TV Encoder 1. FEATURES Universal digital interface accepts YCrCb (CCIR601 or 656) or RGB (15, 16 or 24-bit) video data in both non-interlaced and interlaced formats True
More informationVHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress
VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my
More informationNAPIER. University School of Engineering. Advanced Communication Systems Module: SE Television Broadcast Signal.
NAPIER. University School of Engineering Television Broadcast Signal. luminance colour channel channel distance sound signal By Klaus Jørgensen Napier No. 04007824 Teacher Ian Mackenzie Abstract Klaus
More information06 Video. Multimedia Systems. Video Standards, Compression, Post Production
Multimedia Systems 06 Video Video Standards, Compression, Post Production Imran Ihsan Assistant Professor, Department of Computer Science Air University, Islamabad, Pakistan www.imranihsan.com Lectures
More informationEECS150 - Digital Design Lecture 13 - Project Description, Part 3 of? Project Overview
EECS150 - Digital Design Lecture 13 - Project Description, Part 3 of? March 3, 2009 John Wawrzynek Spring 2009 EECS150 - Lec13-proj3 Page 1 Project Overview A. MIPS150 pipeline structure B. Memories, project
More informationLecture 2 Video Formation and Representation
Wen-Hsiao Peng, Ph.D. Multimedia Architecture and Processing Laboratory (MAPL) Department of Computer Science, National Chiao Tung University March 2013 Wen-Hsiao Peng, Ph.D. (NCTU CS) MAPL March 2013
More informationCOPYRIGHTED MATERIAL. Introduction to Analog and Digital Television. Chapter INTRODUCTION 1.2. ANALOG TELEVISION
Chapter 1 Introduction to Analog and Digital Television 1.1. INTRODUCTION From small beginnings less than 100 years ago, the television industry has grown to be a significant part of the lives of most
More informationMETADATA CHALLENGES FOR TODAY'S TV BROADCAST SYSTEMS
METADATA CHALLENGES FOR TODAY'S TV BROADCAST SYSTEMS Randy Conrod Harris Corporation Toronto, Canada Broadcast Clinic OCTOBER 2009 Presentation1 Introduction Understanding metadata such as audio metadata
More informationModule 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur
Module 8 VIDEO CODING STANDARDS Lesson 24 MPEG-2 Standards Lesson Objectives At the end of this lesson, the students should be able to: 1. State the basic objectives of MPEG-2 standard. 2. Enlist the profiles
More informationEECS150 - Digital Design Lecture 10 - Interfacing. Recap and Topics
EECS150 - Digital Design Lecture 10 - Interfacing Oct. 1, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
More informationVideo. Updated fir31.filtered on website Fall 2008 Lecture 12
Video Generating video sync signals Decoding NTSC video -- color space conversions Generating pixels -- test patterns -- character display -- sprite-based games Lab #4 due Thursday, project teams next
More informationUnderstanding Multimedia - Basics
Understanding Multimedia - Basics Joemon Jose Web page: http://www.dcs.gla.ac.uk/~jj/teaching/demms4 Wednesday, 9 th January 2008 Design and Evaluation of Multimedia Systems Lectures video as a medium
More informationUsers Manual FWI HiDef Sync Stripper
Users Manual FWI HiDef Sync Stripper Allows "legacy" motion control and film synchronizing equipment to work with modern HDTV cameras and monitors providing Tri-Level sync signals. Generates a film-camera
More informationSpecification of interfaces for 625 line digital PAL signals CONTENTS
Specification of interfaces for 625 line digital PAL signals Tech. 328 E April 995 CONTENTS Introduction................................................... 3 Scope........................................................
More informationTraditionally video signals have been transmitted along cables in the form of lower energy electrical impulses. As new technologies emerge we are
2 Traditionally video signals have been transmitted along cables in the form of lower energy electrical impulses. As new technologies emerge we are seeing the development of new connection methods within
More informationTERMINOLOGY INDEX. DME Down Stream Keyer (DSK) Drop Shadow. A/B Roll Edit Animation Effects Anti-Alias Auto Transition
A B C A/B Roll Edit Animation Effects Anti-Alias Auto Transition B-Y Signal Background Picture Background Through Mode Black Burst Border Bus Chroma/Chrominance Chroma Key Color Bar Color Matte Component
More informationLogic Devices for Interfacing, The 8085 MPU Lecture 4
Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs
More informationChapter 6 & Chapter 7 Digital Video CS3570
Chapter 6 & Chapter 7 Digital Video CS3570 Video, Film, and Television Compared Movie : a story told with moving images and sound The word motion picture and movie are the same thing The word film seems
More informationSingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.
SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016
More informationNetwork Working Group Request for Comments: 3497 Category: Standards Track G. Goncher Tektronix A. Mankin Bell Labs, Lucent Corporation March 2003
Network Working Group Request for Comments: 3497 Category: Standards Track L. Gharai C. Perkins USC/ISI G. Goncher Tektronix A. Mankin Bell Labs, Lucent Corporation March 2003 RTP Payload Format for Society
More informationRECOMMENDATION ITU-R BT (Questions ITU-R 25/11, ITU-R 60/11 and ITU-R 61/11)
Rec. ITU-R BT.61-4 1 SECTION 11B: DIGITAL TELEVISION RECOMMENDATION ITU-R BT.61-4 Rec. ITU-R BT.61-4 ENCODING PARAMETERS OF DIGITAL TELEVISION FOR STUDIOS (Questions ITU-R 25/11, ITU-R 6/11 and ITU-R 61/11)
More informationSolutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
More informationCSE115: Digital Design Lecture 23: Latches & Flip-Flops
Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & Flip-Flops Sections 7.1-7.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT - OUTPUT Interconnect:
More informationTEST PATTERN GENERATOR
TEST PATTERN GENERATOR TPG8 User s Manual 2007 CONTENTS 1. PRODUCT DESCRIPTION AND OPERATION 3 1.1 Generator application 3 1.2 Specifications 3 1.3 Package contents 4 1.4 Generator operation 5 1.5 External
More information