SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
|
|
- Meagan Peters
- 5 years ago
- Views:
Transcription
1 Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Noninverting Outputs Drive Bus Lines Directly or Up To 5 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 22 ns ±6-mA Output Drive at 5 V Low Input Current of µa Max Bus-Structured Pinout description/ordering information These octal edge-triggered D-type flip-flops feature 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input. A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. TA SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS8F DECEMBER 982 REVISED AUGUST 03 ORDERING INFORMATION PACKAGE SN54HC574...J OR W PACKAGE SN74HC DB, DW, N, NS, OR PW PACKAGE (TOP VIEW) ORDERABLE PART NUMBER SN54HC FK PACKAGE (TOP VIEW) TOP-SIDE MARKING PDIP N Tube of SN74HC574N SN74HC574N SOIC DW Tube of 25 SN74HC574DW Reel of 00 SN74HC574DWR HC C to 85 C SSOP DB Reel of 00 SN74HC574DBR HC574 SOP NS Reel of 00 SN74HC574NSR HC574 Tube of 70 SN74HC574PW TSSOP PW Reel of 00 SN74HC574PWR HC574 Reel of 250 SN74HC574PWT CDIP J Tube of SNJ54HC574J SNJ54HC574J 55 C to 25 C CFP W Tube of 85 SNJ54HC574W SNJ54HC574W LCCC FK Tube of 55 SNJ54HC574FK SNJ54HC574FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at 3D 4D 5D 6D 7D OE D 2D 3D 4D 5D 6D 7D 8D GND D D 8D GND CLK OE V CC Q 8Q 7Q V CC Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q CLK 2Q 3Q 4Q 5Q 6Q Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 03, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
2 SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS8F DECEMBER 982 REVISED AUGUST 03 description/ordering information (continued) OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. FUNCTION TABLE (each flip-flop) INPUTS OUTPUT OE CLK D Q L H H L L L L H or L X Q0 H X X Z logic diagram (positive logic) OE CLK D 2 D C 9 Q To Seven Other Channels absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V CC V to 7 V Input clamp current, I IK (V I < 0 or V I > V CC ) (see Note ) ± ma Output clamp current, I OK (V O < 0 or V O > V CC ) (see Note ) ± ma Continuous output current, I O (V O = 0 to V CC ) ±35 ma Continuous current through V CC or GND ±70 ma Package thermal impedance, θ JA (see Note 2): DB package C/W DW package C/W N package C/W NS package C/W PW package C/W Storage temperature range, T stg C to 50 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD
3 recommended operating conditions (see Note 3) SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS8F DECEMBER 982 REVISED AUGUST 03 SN54HC574 SN74HC574 MIN NOM MAX MIN NOM MAX Supply voltage V = 2 V.5.5 VIH High-level input voltage = 4.5 V V = 6 V = 2 V VIL Low-level input voltage = 4.5 V V = 6 V.8.8 VI Input voltage 0 0 V VO Output voltage 0 0 V = 2 V t/ v Input transition rise/fall time = 4.5 V ns = 6 V TA Operating free-air temperature C NOTE 3: All unused inputs of the device must be held at or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VOH VI I = VIH or VIL VOL VI I = VIH or VIL TA = 25 C SN54HC574 SN74HC574 MIN TYP MAX MIN MAX MIN MAX 2 V IOH = µa 4.5 V V V IOH = 6 ma 4.5 V IOH = 7.8 ma 6 V V IOL = µa 4.5 V V V IOL = 6 ma 4.5 V IOL = 7.8 ma 6 V II VI = or 0 6 V ±0. ±00 ±000 ±000 na IOZ VO = or 0 6 V ±0.0 ±0.5 ±0 ±5 µa ICC VI = or 0, IO = 0 6 V µa Ci 2 V to 6 V pf UNIT UNIT 3
4 SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS8F DECEMBER 982 REVISED AUGUST 03 timing requirements over recommended operating free-air temperature range (unless otherwise noted) TA = 25 C SN54HC574 SN74HC574 MIN MAX MIN MAX MIN MAX 2 V fclock Clock frequency 4.5 V MHz 6 V V tww Pulse duration, CLK high or low 4.5 V 24 ns 6 V 7 2 V tsu Setup time, data before CLK 4.5 V ns 6 V V thh Hold time, data after CLK 4.5 V ns 6 V UNIT switching characteristics over recommended operating free-air temperature range, C L = 50 pf (unless otherwise noted) (see Figure ) PARAMETER FROM (INPUT) TO (OUTPUT) TA = 25 C SN54HC574 SN74HC574 MIN TYP MAX MIN MAX MIN MAX 2 V fmax 4.5 V MHz 6 V V tpd CLK Any Q 4.5 V ns 6 V V ten OE Any Q 4.5 V ns 6 V V tdis OE Any Q 4.5 V ns 6 V V ttt Any Q 4.5 V ns 6 V UNIT 4
5 SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS8F DECEMBER 982 REVISED AUGUST 03 switching characteristics over recommended operating free-air temperature range, C L = 50 pf (unless otherwise noted) (see Figure ) PARAMETER FROM (INPUT) TO (OUTPUT) TA = 25 C SN54HC574 SN74HC574 MIN TYP MAX MIN MAX MIN MAX 2 V 6 5 fmax 4.5 V MHz 6 V V tpd CLK Any Q 4.5 V ns 6 V V ten OE Any Q 4.5 V ns 6 V V ttt Any Q 4.5 V ns 6 V UNIT operating characteristics, T A = 25 C PARAMETER TEST CONDITIONS TYP UNIT Cpd Power dissipation capacitance per flip-flop No load 00 pf 5
6 SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS8F DECEMBER 982 REVISED AUGUST 03 PARAMETER MEASUREMENT INFORMATION PARAMETER RL CL S S2 From Output Under Test CL (see Note A) Test Point RL LOAD CIRCUIT S S2 ten tpzh tpzl tdis tphz tplz tpd or tt kω kω 50 pf or 50 pf 50 pf 50 pf or 50 pf Open Closed Open Closed Open Closed Open Closed Open Open High-Level Pulse Low-Level Pulse tw VOLTAGE WAVEFORMS PULSE DURATIONS 0 V 0 V Reference Input Data Input 0% tsu VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES th 90% 90% tr 0 V 0% 0 V tf Input In-Phase Output Out-of- Phase Output tplh 0% tphl 90% 90% 90% tr tphl 0% 0% tf tplh 0 V VOH 0% VOL tf VOH 90% VOL tr Output Control (Low-Level Enabling) tpzl Output Waveform (See Note B) Output Waveform 2 (See Note B) tpzh tplz 0% tphz 90% 0 V VOL VOH 0 V VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS NOTES: A. CL includes probe and test-fixture capacitance. B. Waveform is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR MHz, ZO = 50 Ω, tr = 6 ns, tf = 6 ns. D. For clock inputs, fmax is measured when the input duty cycle is. E. The outputs are measured one at a time with one input transition per measurement. F. tplz and tphz are the same as tdis. G. tpzl and tpzh are the same as ten. H. tplh and tphl are the same as tpd. Figure. Load Circuit and Voltage Waveforms 6
7
8 MCFP006B JANUARY 995 REVISED JULY 03 W (R-GDFP-F) CERAMIC DUAL FLATPACK (,) (0,66) (7,62) (6,22) Base and Seating Plane 0.00 (2,54) (,) 0.3 (8,3) MAX (0,23) (0,0) (0,56) 0.05 (0,38) (,27) (3,72) MAX (0,3) MIN 4 Places (9,40) (6,35) (9,40) (6,35) /D 07/03 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a ceramic lid using glass frit. D. Index point is provided on cap for terminal identification only. E. Falls within Mil-Std 835 GDFP2-F
9 MECHANICAL DATA MLCC006B OCTOBER 996 FK (S-CQCC-N**) 28 TERMINAL SHOWN LEADLESS CERAMIC CHIP CARRIER NO. OF TERMINALS ** MIN A MAX MIN B MAX (8,69) (9,09) (7,80) (9,09) A SQ B SQ (,23) (,26) (8,78) (23,83). (28,99) (,63) (,76) 0.76 (9,32) (24,43).5 (29,59) (0,3) (2,58) (2,58) (2,6).047 (26,6) (,63) (,22) (,22) (2,8).063 (27,0) 0.0 (0,5) 0.00 (0,25) (2,03) (,63) 0.0 (0,5) 0.00 (0,25) (,40) (,) (,) (0,89) (0,7) (0,54) (,27) (,) (0,89) 40400/ D 0/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a metal lid. D. The terminals are gold plated. E. Falls within JEDEC MS-004
10 MPDI002C JANUARY 995 REVISED DECEMBER 002 N (R-PDIP-T**) PINS SHOWN PLASTIC DUAL-IN-LINE PACKAGE DIM PINS ** 8 A A MAX (9,69) (9,69) 0.9 (23,37).060 (26,92) 9 A MIN (8,92) (8,92) (2,59) (23,88) (6,60) (6,0) C MS-00 VARIATION AA BB AC AD (,78) (,) D (,) (0,76) D 0.0 (0,5) MIN (8,26) (7,62) 0.05 (0,38) 0.0 (5,08) MAX Gauge Plane Seating Plane 0.25 (3,8) MIN 0.00 (0,25) NOM 0.02 (0,53) 0.05 (0,38) 0.00 (0,25) 0.00 (2,54) M (0,92) MAX /8 PIN ONLY pin vendor option D /E 2/02 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS-00, except 8 and pin minimum body lrngth (Dim A). D. The pin end lead shoulder width is a vendor option, either half or full width.
11 MECHANICAL DATA MSOI003E JANUARY 995 REVISED SEPTEMBER 0 DW (R-PDSO-G**) PINS SHOWN PLASTIC SMALL-OUTLINE PACKAGE (,27) 0.0 (0,5) 0.0 (0,35) (0,25) (7,59) 0.29 (7,39) 0.49 (0,65) (0,5) 0.00 (0,25) NOM Gage Plane 0.00 (0,25) A (,27) 0.0 (0,40) 0.04 (2,65) MAX 0.02 (0,30) (0,0) Seating Plane (0,0) DIM PINS ** A MAX (0,4) (,73) 0.50 (2,95) 0.60 (5,49) 0.70 (8,03) A MIN (0,) (,5) (2,70) (5,24) (7,78) /E 08/0 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed (0,5). D. Falls within JEDEC MS-03
12
13 MECHANICAL DATA MSSO002E JANUARY 995 REVISED DECEMBER 0 DB (R-PDSO-G**) 28 PINS SHOWN PLASTIC SMALL-OUTLINE 0,65 0,38 0,22 0,5 M ,60 5,00 8, 7,40 0,25 0,09 Gage Plane 0,25 A 0 8 0,95 0,55 2,00 MAX 0,05 MIN Seating Plane 0,0 DIM PINS ** A MAX 6,50 6,50 7,50 8,50 0,50 0,50 2,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 2, /E 2/0 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,5. D. Falls within JEDEC MO-50
14 MECHANICAL DATA MTSS00C JANUARY 995 REVISED FEBRUARY 999 PW (R-PDSO-G**) PINS SHOWN PLASTIC SMALL-OUTLINE PACKAGE 0,30 0,65 0,0 M 0,9 8 4,50 4,30 6,60 6, 0,5 NOM Gage Plane A ,25 0,75 0,50, MAX 0,5 0,05 Seating Plane 0,0 DIM PINS ** A MAX 3,0 5,0 5,0 6,60 7,90 9,80 A MIN 2,90 4,90 4,90 6,40 7,70 9, /F 0/97 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,5. D. Falls within JEDEC MO-53
15 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio Data Converters dataconverter.ti.com Automotive DSP dsp.ti.com Broadband Interface interface.ti.com Digital Control Logic logic.ti.com Military Power Mgmt power.ti.com Optical Networking Microcontrollers microcontroller.ti.com Security Telephony Video & Imaging Wireless Mailing Address: Texas Instruments Post Office Box Dallas, Texas Copyright 03, Texas Instruments Incorporated
SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Noninverting Outputs Drive Bus Lines Directly or Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 22 ns ±6-mA Output
More informationSN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Noninverting Outputs Drive Bus Lines Directly or Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 22 ns ±6-mA Output
More informationSN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
ALS174 and AS174 Contain Six Flip-Flops With Single-Rail Outputs ALS175 and AS175B Contain Four Flip-Flops With Double-Rail Outputs Buffered Clock and Direct-Clear Inputs SN54ALS174, SN54ALS175, SN54AS174,
More informationSN54ALS374A, SN54AS374, SN74ALS374A, SN74AS374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
D-Type Flip-Flops in a Single Package With 3-State Bus Driving True Outputs Full Parallel Access for Loading Buffered Control Inputs Package Options Include Plastic Small-Outline (DW) Packages, Ceramic
More informationSN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
Operating Range 2-V to 5.5-V V CC Contain Eight Flip-Flops With Single-Rail Outputs Direct Clear Input Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage Registers Shift Registers
More informationdescription/ordering information
Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State True Outputs Can Drive Up To 15 LSTTL Loads Eight D-Type Flip-Flops in a Single Package Full Parallel Access for Loading SN54HC374...J OR
More informationdescription/ordering information
SCLS299D JANUARY 1996 REVISED SEPTEMBER 2003 Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max I CC Contain Four Flip-Flops With Double-Rail
More informationdescription/ordering information
Wide Operating Voltage Range of 2 V to 6 V High-Current Outputs Drive Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 9 ns SN54HC240...J OR W PACKAGE SN74HC240... DB, DW, N, NS,
More informationSN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS
Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Input Clamping Diodes Simplify System Design Open-Collector Drivers for Indicator Lamps and Relays Inputs Fully Compatible With Most
More informationSN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR
OCTAL D-TYPE FLIP-FLOP WITH CLEA SDLS090 OCTOBE 9 EVISED MACH 9 Contains Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct Clear Inputs Individual Data Input to Each Flip-Flop Applications
More informationThese circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input. ORDERING INFORMATION ORDERABLE PART NUMBER
Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 12 ns ±4-mA Output Drive at 5 V Low Input Current of 1 µa Max Contain
More information74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCAS217A JULY 1987 REVISED APRIL 1996 Eight D-Type Flip-Flops in a Single Package 3-State Bus Driving True Outputs Full Parallel Access
More informationdescription/ordering information
Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 20 ns ±4-mA Output Drive at 5 V Low Input Current of 1 µa Max SN54HC193...J
More informationSN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
Operating Range 2-V to 5.5-V V CC Contain Eight Flip-Flops With Single-Rail Outputs Direct Clear Input Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage Registers Shift Registers
More informationSN54ACT564, SN74ACT564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
4.5-V to 5.5-V V CC Operation Inputs Accept Voltages to 5.5 V Max t pd of 8.5 ns at 5 V Inputs Are TTL-Voltage Compatible 3-State Inverted Outputs Drive Bus Lines Directly Flow-Through Architecture to
More informationSN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 40-µA Max I CC Typical t pd = 15 ns ±4-mA Output Drive at 5 V Low Input Current of 1 µa Max description/ordering
More informationDual Link DVI Receiver Implementation
Dual Link DVI Receiver Implementation This application note describes some features of single link receivers that must be considered when using 2 devices for a dual link application. Specific characteristics
More informationSN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C SEPTEMBER 1988 REVISED MARCH 2003 Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly
More informationSN54ACT16374, 74ACT BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
Members of the Texas Instruments Widebus Family Inputs Are TTL-Voltage Compatible 3-State Bus-Driving True Outputs Flow-Through Architecture Optimizes PCB Layout Distributed Center-Pin V CC and Configurations
More informationdescription/ordering information
Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 14 ns ±4-mA Output Drive at 5 V Low Input Current of 1 µa Max Internal
More information74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCAS217A JULY 1987 REVISED APRIL 1996 Eight D-Type Flip-Flops in a Single Package 3-State Bus Driving True Outputs Full Parallel Access
More informationSN54AHCT374, SN74AHCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
Inputs Are TTL-Voltage Compatible Latch-Up Performance Exceeds 250 ma Per JESD 17 SN54AHCT374...J OR W PACKAGE SN74AHCT374... DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW) OE 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND
More informationCD74FCT374 BiCMOS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
BiCMOS Technology With Low Quiescent Power 3-State Outputs Drive Bus Lines Directly Buffered Inputs Noninverted Outputs Input/Output Isolation From V CC Controlled Output Edge Rates 48-mA Output Sink Current
More informationSN54ABT823, SN74ABT823 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
State-of-the-Art EPIC-ΙΙB BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pf, R = 0) Latch-Up
More information74ACT11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET SCAS498A DECEMBER 1986 REVISED APRIL 1996 Inputs Are TTL-Voltage Compatible Center-Pin V CC and GND Configurations to Minimize
More informationScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company
ScanExpress JET Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time Ryan Jones Corelis, Inc. An EWA Technologies Company What Is ScanExpress JET? A powerful combination of boundary-scan
More informationdescription/ordering information
SCLS297D JANUARY 1996 REVISED SEPTEMBER 2003 Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 14 ns ±4-mA Output Drive
More informationADC0804C, ADC BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS
8-Bit esolution atiometric Conversion 100-µs Conversion Time 135-ns Access Time No Zero Adjust equirement On-Chip Clock Generator Single 5-V Power Supply Operates With Microprocessor or as Stand-Alone
More informationSN54ALS564B, SN74ALS564B OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54ALS564B, SN74ALS564B OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS164B APRIL 1982 REVISED JANUARY 1995 3-State Buffer-Type Inverting Outputs Drive Bus Lines Directly Bus-Structured
More informationSN54ABT377, SN74ABT377A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
State-of-the-Art EPIC-ΙΙB BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 ma Per JEDEC Standard JESD-17 Typical V OLP (Output Ground Bounce) < 1 V at V CC = 5 V,
More informationSN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER
Internal Look-Ahead Circuitry for Fast Counting Carry Output for N-Bit Cascading Fully Synchronous Operation for Counting Package Optio Include Plastic Small-Outline Packages and Standard Plastic 300-mil
More informationdescription V CC 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLK OE 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND 2D 2Q 3Q 3D 4D 8D 7D 7Q 6Q 6D 5D 8Q CLK
Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving True Outputs Full Parallel Access for Loading Buffered Control Inputs Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline
More informationORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74F161AN SN74F161AN
SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER Internal Look-Ahead Circuitry for Fast Counting Carry Output for N-Bit Cascading Fully Synchronous Operation for Counting description This synchronous, presettable,
More informationSN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR
OCTAL D-TYPE FLIP-FLOP WITH CLEA SDLS090 OCTOBE 1976 EVISED MACH 1988 Contains Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct Clear Inputs Individual Data Input to Each Flip-Flop Applications
More informationSN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR
SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR SDFS029B D2932, MARCH 1987 REVISED OCTOBER 1993 Contains Six Flip-Flops With Single-Rail Outputs Buffered Clock and Direct Clear Inputs Applications Include: Buffer/Storage
More informationABSTRACT. List of Tables 1 Excitation, Sample/Hold, and Direct Comparator Input Configurations DCM Register Configuration...
Application Report SLAA321 August 2006 MSP430FW42x Scan Interface SIFDACR Calibration Robert Sabolovic... MSP430 - Advanced Embedded Controls ABSTRACT With this document, the user will become familiar
More informationSN74ACT2226, SN74ACT2228 DUAL 64 1, DUAL CLOCKED FIRST-IN, FIRST-OUT MEMORIES
Dual Independent FIFOs Organized as: 64 Words by Bit Each SN74ACT2226 256 Words by Bit Each SN74ACT2228 Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO Input-Ready Flags
More informationSN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS
Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Input Clamping Diodes Simplify System Design Open-Collector Drivers for Indicator Lamps and Relays Inputs Fully Compatible With Most
More informationUsing DLP LightCrafter 4500 Triggers to Synchronize Cameras to
Application Report Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to ABSTRACT This document describes how to use DLP LightCrafter 4500 with the global trigger function of industrial USB 2,
More informationObsolete Product(s) - Obsolete Product(s)
OCTAL BUS TRANSCEIVER/REGISTER WITH 3 STATE OUTPUTS HIGH SPEED: f MAX = 60 MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.)
More informationMC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)
4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) The MC54/ 74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary
More information3.3V CMOS DUAL J-K FLIP-FLOP WITH SET AND RESET, POSITIVE-EDGE TRIG- GER, AND 5 VOLT TOLERANT I/O DESCRIPTION:
IDT7LV109A.V MOS DUAL J-K FLIP-FLOP WITH SET AND RESET EXTENDED OMMERIAL TEMPERATURE RANGE.V MOS DUAL J-K FLIP-FLOP WITH SET AND RESET, POSITIVE-EDGE TRIG- GER, AND T TOLERANT I/O IDT7LV109A FEATURES:
More informationDM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock
October 1988 Revised March 2000 DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock General Description The DM74LS377 is an 8-bit register built using advanced low power Schottky technology.
More information74F574 Octal D-Type Flip-Flop with 3-STATE Outputs
74F574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description The F574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The
More informationMC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)
4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) The MC54/ 74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary
More information74F273 Octal D-Type Flip-Flop
Octal D-Type Flip-Flop General Description The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load
More information74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs General Description The LVQ374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and
More informationV6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver
EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four
More informationInterfacing the TLC5510 Analog-to-Digital Converter to the
Application Brief SLAA070 - April 2000 Interfacing the TLC5510 Analog-to-Digital Converter to the TMS320C203 DSP Perry Miller Mixed Signal Products ABSTRACT This application report is a summary of the
More informationNT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0
160 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency : 14 MHz (Max.) (VDD = 5V ± 10%) 8 MHz (Max.) (VDD = 2.5V - 4.5V)! Adopts a data bus system! 4-bit/8-bit parallel input
More informationTIL311 HEXADECIMAL DISPLAY WITH LOGIC
TIL311 Internal TTL MSI IC with Latch, Decoder, and Driver 0.300-Inch (7,62-mm) Character Height Wide Viewing Angle High Brightness Left-and-Right-Hand Decimals Constant-Current Drive for Hexadecimal Characters
More informationSN74ABT18502 SCAN TEST DEVICE WITH 18-BIT REGISTERED BUS TRANSCEIVER
Member of the Texas Instruments Widebus Family UBT Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode Compatible With IEEE Std 1149.1-1990
More informationOctal 3-State Bus Transceivers and D Flip-Flops High-Performance Silicon-Gate CMOS
TECNICA DATA IN74C652A Octal 3-State Bus Traceivers and D Flip-Flops igh-performance Silicon-Gate CMOS The IN74C652A is identical in pinout to the S/AS652. The device inputs are compatible with standard
More informationDATASHEET ISL Features. Applications. Ordering Information. Typical Application Circuit. MMIC Silicon Bipolar Broadband Amplifier
DATASHEET ISL008 NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ISL01 Data Sheet MMIC Silicon Bipolar Broadband Amplifier FN21 Rev 0.00 The ISL00, ISL007, ISL008 and ISL009, ISL0, ISL011
More informationEL1881. Features. Sync Separator, Low Power. Applications. Pinout. Demo Board. Data Sheet September 15, 2011 FN7018.2
EL1881 Data Sheet FN7018.2 Sync Separator, Low Power The EL1881 video sync separator is manufactured using Elantec s high performance analog CMOS process. This device extracts sync timing information from
More informationTMS320C6000: Board Design for JTAG
Application Report SPRA584C - April 2002 320C6000: Board Design for JTAG David Bell Scott Chen Digital Signal Processing Solutions ABSTRACT Designing a 320C6000 DSP board to utilize all of the functionality
More informationINTEGRATED CIRCUITS DATA SHEET. TDA4510 PAL decoder. Product specification File under Integrated Circuits, IC02
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC02 March 1986 GENERAL DESCRIPTION The is a colour decoder for the PAL standard, which is pin sequent compatible with multistandard decoder
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationdescription SCAS668A NOVEMBER 2001 REVISED MARCH 2003 Copyright 2003, Texas Instruments Incorporated
SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690 Choice of Memory Organizations SN74V3640 1024 36 Bit SN74V3650 2048 36 Bit SN74V3660 4096 36 Bit SN74V3670 8192 36 Bit SN74V3680 16384 36
More informationHCF4054B 4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION
4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAYS EQUIVALENT AC OUTPUT
More informationFIFO Memories: Solution to Reduce FIFO Metastability
FIFO Memories: Solution to Reduce FIFO Metastability First-In, First-Out Technology Tom Jackson Advanced System Logic Semiconductor Group SCAA011A March 1996 1 IMPORTANT NOTICE Texas Instruments (TI) reserves
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationVFD Driver/Controller IC
DESCRIPTION is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/4 to 1/11 duty factor. Eleven segment output lines, 6 grid output lines, 5 segment/grid output drive lines, one display memory,
More informationUSE GAL DEVICES FOR NEW DESIGNS
USE GAL DEVICES FOR NEW DESIGNS FINAL COM L: H-7//5/2 IND: H-/5/2 PALCE26V2 Family 28-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHACTERISTICS 28-pin versatile PAL programmable logic device architecture
More informationMSP430F15x/16x/161x Device Erratasheet Current Version
MSP430F15x/16x/161x Device Erratasheet Current Version Devices MSP430F155 MSP430F156 MSP430F157 MSP430F167 MSP430F168 MSP430F169 MSP430F1610 MSP430F1611 MSP430F1612 Rev: ADC18 BCL5 CPU4 I2C7 I2C8 I2C9
More informationHCF4027B DUAL J-K MASTER SLAVE FLIP-FLOP
DUAL J-K MASTER SLAVE FLIP-FLOP SET RESET CAPABILITY STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINETELY WITH CLOCK LEVEL EITHER HIGH OR LOW MEDIUM-SPEED OPERATION - 16MHz (Typ. clock toggle rate at
More information3-Channel 8-Bit D/A Converter
FUJITSU SEMICONDUCTOR DATA SHEET DS04-2316-2E ASSP 3-Channel -Bit D/A Converter MB409 DESCRIPTION The MB409 is an -bit resolution ultra high-speed digital-to-analog converter, designed for video processing
More informationSN74ACT CLOCKED FIRST-IN, FIRST-OUT MEMORY
Free-Running and Can Be Asynchronous or Coincident Clocked FIFO Buffering Data From Port A to Port B Memory Size: Synchronous Read-Retransmit Capability Mailbox Register in Each Direction Programmable
More informationPALCE26V12 Family. 28-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION FINAL COM L: H-7/10/15/20 IND: H-10/15/20
FINAL COM L: H-7//5/2 IND: H-/5/2 PALCE26V2 Family 28-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHACTERISTICS 28-pin versatile PAL programmable logic device architecture Electrically erasable CMOS technology
More informationLMH0344 3Gbps HD/SD SDI Adaptive Cable Equalizer
3Gbps HD/SD SDI Adaptive Cable Equalizer General Description The 3Gbps HD/SD SDI Adaptive Cable Equalizer is designed to equalize data transmitted over cable (or any media with similar dispersive loss
More informationTLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
Microprocessor Peripheral or Standalone Operation 8-Bit Resolution A/D Converter Differential Reference Input Voltages Conversion Time...17 µs Max Total Access and Conversion Cycles Per Second TLC548...up
More informationMACH220-10/12/15/20. Lattice Semiconductor. High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM
FINAL COM L: -10/12/15/20 IND: -14/18/24 MACH220-10/12/15/20 High-Density EE CMOS Programmable Logic Lattice Semiconductor DISTINCTIVE CHARACTERISTICS 8 Pins 9 10 ns tpd 100 MHz fcnt 5 Inputs with pull-up
More informationDATASHEET EL1883. Features. Applications. Ordering Information. Demo Board. Pinout. Sync Separator with Horizontal Output. FN7010 Rev 2.
DATASHEET EL883 Sync Separator with Horizontal Output FN7 Rev 2. The EL883 video sync separator is manufactured using Elantec s high performance analog CMOS process. This device extracts sync timing information
More informationDM Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More information74F377 Octal D-Type Flip-Flop with Clock Enable
74F377 Octal D-Type Flip-Flop with Clock Enable General Description The 74F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads
More informationMACH130-15/20. Lattice/Vantis. High-Density EE CMOS Programmable Logic
FINAL COM L: -15/20 IND: -18/24 MACH130-15/20 High-Density EE CMOS Programmable Logic Lattice/Vantis DISTINCTIVE CHARACTERISTICS 84 Pins 64 cells 15 ns tpd Commercial 18 ns tpd Industrial 66.6 MHz fcnt
More informationDATASHEET ISL Features. Ordering Information. Applications. Typical Application Circuit. MMIC Silicon Bipolar Broadband Amplifier
DATASHEET ISL551 MMIC Silicon Bipolar Broadband Amplifier NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ISL551 FN28 Rev. The ISL551 is a high performance gain block featuring a Darlington
More informationHCF40193B PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK WITH RESET) BINARY TYPE
PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK WITH RESET) BINARY TYPE INDIVIDUAL CLOCK LINES FOR COUNTING UP OR COUNTING DOWN SYNCHRONOUS HIGH-SPEED CARRY AND BORROW PROPAGATION DELAYS FOR CASCADING ASYNCHRONOUS
More informationML6428. S-Video Filter and 75Ω Line Drivers with Summed Composite Output. Features. General Description. Block Diagram Σ BUFFER.
www.fairchildsemi.com ML S-Video Filter and Line Drivers with Summed Composite Output Features.MHz Y and C filters, with CV out for NTSC or PAL cable line driver for Y, C, CV, and TV modulator db stopband
More informationDP8212 DP8212M 8-Bit Input Output Port
DP8212 DP8212M 8-Bit Input Output Port General Description The DP8212 DP8212M is an 8-bit input output port contained in a standard 24-pin dual-in-line package The device which is fabricated using Schottky
More informationNT Output LCD Segment/Common Driver. Features. General Description. Pin Configuration 1 V1.0 NT7702
240 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency: 20 MHz (Ma.) (VDD = 5 V ± 10%)! Adopts a data bus system! 4-bit/8-bit parallel input modes are selectable with a mode
More informationDLP Discovery Applications FPGA Pattern Generator Design. User's Guide
DLP Discovery 4100 - Applications FPGA Pattern Generator Design User's Guide Literature Number: DLPU045 September 2016 Contents 1 General Overview... 3 1.1 IO List... 3 2 APPSFPGA Top Level... 5 2.1 Input
More informationMT8806 ISO-CMOS 8x4AnalogSwitchArray
MT886 ISO-CMOS 8x4AnalogSwitchArray Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 V to 3.2 V 2Vpp analog signal capability R ON 65 max. @
More informationMT x 12 Analog Switch Array
MT885 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 3.2V 2Vpp analog signal capability R ON 65 max. @ V DD
More informationGeneral purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz
Rev. 1 20 October 2011 Product data sheet 1. Product profile 1.1 General description Silicon Monolithic Microwave Integrated Circuit (MMIC) wideband amplifier with internal matching circuit in a 6-pin
More informationSMPTE-259M/DVB-ASI Scrambler/Controller
SMPTE-259M/DVB-ASI Scrambler/Controller Features Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from a single +5V supply 44-pin PLCC package Encodes both 8- and 10-bit parallel
More informationDM Segment Decoder/Driver/Latch with Constant Current Source Outputs
7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive
More informationSN74V263, SN74V273, SN74V283, SN74V , , , V CMOS FIRST-IN, FIRST-OUT MEMORIES
Choice of Memory Organizations SN74V263 8192 18/16384 9 SN74V273 16384 18/32768 9 SN74V283 32768 18/65536 9 SN74V293 65536 18/131072 9 166-MHz Operation 6-ns Read/Write Cycle Time User-Selectable Input
More informationPhotodiode Detector with Signal Amplification
107 Bonaventura Dr., San Jose, CA 95134 Tel: +1 408 432 9888 Fax: +1 408 432 9889 www.x-scanimaging.com Linear X-Ray Photodiode Detector Array with Signal Amplification XB8801R Series An X-Scan Imaging
More informationFEATURES APPLICATIONS BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC
VFD Driver/Controller IC DESCRIPTION PT6311 is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/8 to 1/16 duty factor housed in 52-pin plastic QFP Package. Twelve segment output lines, 8 grid
More informationGeneral purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz
Rev. 5 29 May 2015 Product data sheet 1. Product profile 1.1 General description Silicon Monolitic Microwave Integrated Circuit (MMIC) wideband amplifier with internal matching circuit in a 6-pin SOT363
More informationFEATURES DESCRIPTION APPLICATION BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC
VFD Driver/Controller IC DESCRIPTION PT6311 is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/8 to 1/16 duty factor housed in 52-pin plastic LQFP Package. Twelve segment output lines, 8 grid
More informationGeneral purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz
Rev. 5 3 October 2016 Product data sheet 1. Product profile 1.1 General description Silicon Monolithic Microwave Integrated Circuit (MMIC) wideband amplifier with internal matching circuit in a 6-pin SOT363
More informationGeneral purpose low noise wideband amplifier for frequencies between DC and 750 MHz
Rev. 3 13 July 2015 Product data sheet 1. Product profile 1.1 General description Silicon Monolithic Microwave Integrated Circuit (MMIC) wideband amplifier with internal matching circuit in a 6-pin SOT363
More information6 GHz to 26 GHz, GaAs MMIC Fundamental Mixer HMC773A
FEATURES Conversion loss: 9 db typical Local oscillator (LO) to radio frequency (RF) isolation: 37 db typical LO to intermediate frequency (IF) isolation: 37 db typical RF to IF isolation: db typical Input
More informationSN74V263-EP, SN74V273-EP, SN74V283-EP, SN74V293-EP , , , V CMOS FIRST-IN, FIRST-OUT MEMORIES
Controlled Baseline One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of 55 C to 125 C Enhanced Diminishing Manufacturing Sources (DMS) Support Enhanced Product-Change Notification
More informationIs Now Part of. To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need
More informationDLP LightCrafter Display 4710 EVM User s Guide
User's Guide DLP LightCrafter Display 4710 EVM User s Guide Topic... Page 1 Introduction... 2 2 Safety Instructions... 3 3 What is in the LightCrafter Display 4710 EVM... 4 4 Light Engine... 5 5 Quick-Start
More information82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE
Y Y Y Y Y 82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE Compatible with all Intel and Most Other Microprocessors High Speed Zero Wait State Operation with 8 MHz 8086 88 and 80186 188 24 Programmable I
More informationLMH0024. LMH V SMPTE 259M / 344M Adaptive Cable Equalizer. Literature Number: SNLS210F
LMH0024 LMH0024 3.3V SMPTE 259M / 344M Adaptive Cable Equalizer Literature Number: SNLS210F LMH0024 3.3V SMPTE 259M / 344M Adaptive Cable Equalizer General Description The LMH0024 SMPTE 259M / 344M adaptive
More information