New Spill Structure Analysis Tools for the VME Based Data Acquisition System ABLASS at GSI
|
|
- David Conley
- 6 years ago
- Views:
Transcription
1 New Spill Structure Analysis Tools for the VME Based Data Acquisition System ABLASS at GSI T. Hoffmann, P. Forck, D. A. Liakin * Gesellschaft f. Schwerionenforschung, Planckstr. 1, D Darmstadt * ITEP Moscow, Russia Abstract. During the last years, a comprehensive VME-based data acquisition system for counter applications was developed. This package called ABLASS (A Beam Loss measurement And Scaling System) is used at the GSI heavy ion synchrotron (SIS18), at the high energy beam transfer lines (HEBT) and at the connected experiments. To achieve a maximum of experimental rate capability and to protect sensitive targets from significant intensity peaks, the particle distribution within the slowly extracted bunched beam has to be qualified. To analyze this spillmicrostructure by means of scintillator pulses, new sophisticated tools were invented, such as Q- Analysis, which generates evaluated data in the µs-region. To measure the time distribution of the particles relative to the bunching RF-phase and the probability curve of consecutive particle hits in the ns-regime, a VME Multihit TDC with 25ps time resolution was implemented into ABLASS. The principle and outcome of these new methods substantiated by actual ion beam data will be presented. Keywords: Data acquisition, beam instrumentation, microstructure, bunched beam, heavy ions, slow extraction, TDC, VME, ABLASS PACS: c, Mc, Fh, Eg, Ac, Lq INTRODUCTION The data acquisition system ABLASS (A Beam Loss measurement And Scaling System), which was assembled to count particles and pulse modulated signals all over the SIS18 and the HEBT, is well established in the control system of GSI and is permanently used [1]. The VME based system uses a CES-RIO3 CPU, 4x 32-Bit- 200MHz SIS Multiscaler and some types of NIM modules [2]. All the time, analog signals produced by common detectors are digitized and counted in one central electronics room. Users all over the GSI campus have the possibility to launch the ABLASS applications simultaneously with their own set of signals selected out of 128 available channels. It allows determining beam losses, correlations between detector signals and transformer- and/or RF-signals (e.g. cavity-rf), gives long time trending information and supports beam optimization. The main features and principles of ABLASS are presented in [3,4].
2 Within the last year the system was completely duplicated to have a detached expert system for highly resolved spill structure analysis and to create the possibility to install new sophisticated analysis tools, which do not overload ABLASS and which are not required for daily operating. The new expert system is called ABLAX (ABLAss-eXpert). FIGURE 1. ABLAX main GUI and the main feature applications: spill structure (middle), crossbar (lower left) and trending (lower right). Due to the sensitive resonance driven slow extraction at the SIS18, the extracted particle flux exhibits significant fluctuations. These fluctuations can be flattened by extracting a bunched beam or by the proper choice of several SIS-parameters, e.g. the chromaticity [5]. For several experiments, a smooth beam delivery is essential for target protection and maximization of experimental rate capability. Through ABLAX and new installed hardware it was possible to develop the tools for observing spill structure in the time region of µs and ns.
3 Q-ANALYSIS Online optimization of the spill structure is achieved by using the new feature Q- Analysis (quality-analysis). It allows a fast readout of the scalers down to the µs sampling region and a variable parameter adoption for the data analysis. The count rate of a detector, such as a scintillator, is used for this measurement. The related functionality is described for the exemplary measurement shown in Fig. 2: The rate from a particle counter is recorded with 10 khz (max. 1 MHz) sampling frequency. Within a 10 ms time span the minimal, maximal and average count rate is displayed and the ratio maximum-to-average is used for an expressive characterization of the spill quality. Due to the beam bunching during the extraction, this ratio is decreased by a factor of ~3 compared to the un-bunched case. As this tool is a real online measurement and is updated spill by spill, the distance between the flattops of the three graphs can be watched closely to optimize the beam. Diminishment of these distances by changing synchrotron parameters leads to a better micro-structure. The gradient of the graphs should be almost flat and stable, like parallel horizontal lines. In addition data may be averaged over a defined amount of cycles. For a selected region of interest in the Max-Avg-Min graph histogram data can be obtained. This is shown in the lower right side of Fig 2. The distribution of events, i.e. micro-structure, affects directly the histogram shape. For the processes without fine structure this distribution should follow the Poisson statistical distribution. FIGURE 2. Online evaluation of a single spill of 1750 MeV/u Ar 18+ delivered to the GSI HADES experiment. The particle counter is read with 100 µs time increment for the 10 s spill. Upper left: Maximum-to-average ratio during the spill; Lower left: Minimum (bottom), average (middle) and maximum (top) within a 10 ms time slice; lower right: histogram of the count rate. For the adoption to the time requirements of the experiment, the max-to-average and min-to-average rate is calculated for different readout times, realized as a function
4 of averaging time (i.e. bin size), as displayed in Fig. 3. The factor F is calculated from the counts per unit of time by the formula: 2 x F = (1) 2 x +σ 2 x This formula gives a helpful duty factor, where a convergence to unity corresponds with a smooth beam delivery. For the given example, beam current breaks during beam delivery are present for readout times below ~500 µs as depicted by the ratio min/avg 0. For an un-bunched beam this would be typically several ms. FIGURE 3. Minimum-to-average ratio (triangle), average-to-maximum ratio (cube) and duty factor (cross) as a function of time binning (from 10 µs to 1 s) for the spill of Fig. 2. A further characterization is yielded for the probability distribution of the count rate. In the displayed case for a bunched beam extraction (Fig. 2, right), the maximum of this distribution histogram is slightly lower than the average rate. For an unbunched beam, the maximum of this distribution would be about one order of magnitude lower, reflecting the occurrence of breaks during beam delivery. TDC ANALYSIS To reach high resolution in the ns time scale for spill structure measurements and optimization with bunched beam extraction a CAEN V1290N multi-hit TDC with
5 21Bit and 25ps (LSB) resolution was incorporated into ABLAX [6]. Performance and jitter measurements were undertaken to confirm the manufacturer s specifications. This TDC mainly measures the arrival time of the ions relative to the bunching RFphase. A schematic of the acquisition principle is shown in Fig. 4. FIGURE 4. Schematic of the TDC measurement. To produce meaningful information histograms with time information are generated. To investigate the fine data structure, a reference clock synchronized with the RF field generator (SIS-RF-Master) and one dedicated detector (e.g. beam loss monitor, halo counter) signal are fed into the TDC. The obtained information of these two TDC channels is stored in the internal FIFO. This data already includes the complete required time information. To build meaningful time histograms for phase delay and pulse interval ordinary arithmetic evaluation is used. The FIFO data is achievable via VME bus, so the controller (RIO3) has an access to the accumulated data. The output of the FIFO is divided by software into two streams reference timing (Channel A) and measured particle time structure (Channel B) filling two histograms. The first one contains the time interval from pulse to pulse (Data histogram I) and shows the process intensity. The other histogram (Data histogram II) contains the time difference from RF to the particle pulse and presents the fine structure of the process. All data as well as the histogram parameters, like bin size and number of bins, are accessible by network. A dedicated terminal program was implemented into ABLAX. It provides a suitable interface to control this TDC application and online data visualization as it is shown in Fig. 5. The high performance RIO3 processor collects the histogram data online into its own memory. The input-throughput rate is limited only by the VME bus cycle and the TDC's VME access delay time. On TDC's FIFO overflow the RIO3 generates a software 'gate' by clearing the TDC FIFO to allow the continuation of the data acquisition process.
6 As displayed in Fig. 5, this particular distribution is strongly correlated with the RF. The standard deviation of the time difference is only 6 ns in this case (Fig. 5, bottom left), which is about one order of magnitude shorter than the width of the circulating bunches in the synchrotron. The TDC data also delivers the time spacing of consecutive particle hits (Fig. 5, top right) and its display should be used to match the delivered particle current to the maximal count rate capability of the experiment. These TDC based measurements in connection with the scaler readout cover the time range from ns to s and are online available for beam optimization. FIGURE 5. TDC-time-spectra recorded with same beam parameters as in Fig. 2. The bunch repetition frequency is MHz, corresponding to 192 ns. Upper left: Time distribution of the particles relative to the bunching RF-phase, about half of a RF-period is shown. Lower left: The standard deviation σ of this distribution during the SIS cycle. Upper right: The probability distribution of consecutive particle hits composed of ~6 ns broad peaks and 192 ns distances. Lower right: Intensity distribution during the spill. Multipurpose VME module A multipurpose VME module was designed in the scope of a performance enhancement of the ABLASS system. The initial idea to provide just a flexible timing module controlled via VME was transformed to a comprehensive electronic board design with user defined firmware which allows using this board in different applications without redesigning the board layout.
7 FIGURE 6. Block-scheme of the multipurpose VME module The block-scheme of the module is shown in Fig. 6. The powerful combination of the two-core 600 MHz BlackFin DSP from Analog Devices and the Xilinx Spartan FPGA makes this board suitable for many VME-based solutions which are not limited to beam diagnostics applications. The VME interface is particularly implemented within the FPGA. The current firmware builds a slave VME module with A16..A32 address modes and 32-bit data access. The VME FPGA component also includes some data registers directly accessible from VME, DSP or application specific FPGA modules. The VME access to these registers is processed by normal VME cycles and does not produce any additional wait or delay states on the VME bus. The VME servicing code for DSP also allows the VME bus to get an access to the unlimited amount of data collected and evaluated by any DSP core. The two-core DSP may be used in different ways. It can be programmed as a true real-time high performance filter or as data format converter to release more process time and resources on the central VME processor (RIO3) running the 'real-time' multitasking LynxOS. Many other applications may be developed using this multipurpose VME module. For example, a feedback system in the way that measured data is used to change settings of devices to optimize the beam quality automatically. ABLASS Timing The ABLASS/ABLAX timing is a good example for using this multipurpose VME module, shown in Fig. 7. The timing information for the GSI accelerators is distributed by a special type of network, i.e. MIL1553 derivate. The timing signal consists of information about the current virtual accelerator and the correspondent machine events encoded in Manchester code. The VME module provides full decoding of the timing information and generation of synchronized pulses or bursts of
8 pulses on the dedicated outputs. Each of the eight outputs may be set by the VME controller and assigned independently to the specific start and stop or intermediate event. The output waveform can be changed from gate pulse to short synchronization pulse or gated frequency output with programmed pulse period. FIGURE 7. The multipurpose VME board. It provides 8 in/outputs, a Xilinx Spartan FPGA and an Analog Devices BlackFin DSP. For ABLASS it is used as a timing module. In this application the FPGA provides initial filtration and decoding of the Manchester signal. It also produces the defined output signal shape according to the timing signal and controls all onboard in/outputs. Core A of the DSP (Fig. 6) manages the list of the deterministic events with correspondent timing and machine information which is stored in the DSP memory and is offered to the RIO3 processor via VME bus. Core B (Fig. 6) of the DSP is responsible for the VME bus interfacing (high priority interrupts) and provides the signals for the front panel LED display. As a demand for the FAIR project to effectively fill the new ring SIS 100, a SIS18 cycle repetition rate of 4 Hz is planned [7]. This fast mode reduces spill pauses to the few ms region, the reliability of the DAQ timing had to be optimized with this timing module. REFERENCES 1. T. Hoffmann, D. A. Liakin, P. Forck, Proc. 10th Beam Instrumentation Workshop, BIW, Upton, New York, USA, p. 329 (2002) D. A. Liakin, T. Hoffmann, P. Forck, Proc. 6th European Workshop on Beam Diagnostics and Instrumentation for Particle Accelerators, DIPAC, Mainz, Germany, p. 164 (2003) 4. T. Hoffmann, D. A. Liakin, P. Forck, P. Moritz, Proc. 11th Beam Instrumentation Workshop, BIW, Knoxville, Tennessee, USA, p. 294 (2004) 5. P. Forck et al., Proc. 7th European Particle Accelerator Conference, EPAC, Vienna, Austria, p (2000) P. Spiller, Proc. of the IEEE 2005 Particle Accelerator Conference, PAC, Knoxville, Tennessee, USA, p. 294 (2005)
The PEFP 20-MeV Proton Linear Accelerator
Journal of the Korean Physical Society, Vol. 52, No. 3, March 2008, pp. 721726 Review Articles The PEFP 20-MeV Proton Linear Accelerator Y. S. Cho, H. J. Kwon, J. H. Jang, H. S. Kim, K. T. Seol, D. I.
More informationCESR BPM System Calibration
CESR BPM System Calibration Joseph Burrell Mechanical Engineering, WSU, Detroit, MI, 48202 (Dated: August 11, 2006) The Cornell Electron Storage Ring(CESR) uses beam position monitors (BPM) to determine
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More information1 Digital BPM Systems for Hadron Accelerators
Digital BPM Systems for Hadron Accelerators Proton Synchrotron 26 GeV 200 m diameter 40 ES BPMs Built in 1959 Booster TT70 East hall CB Trajectory measurement: System architecture Inputs Principles of
More informationT ips in measuring and reducing monitor jitter
APPLICAT ION NOT E T ips in measuring and reducing Philips Semiconductors Abstract The image jitter and OSD jitter are mentioned in this application note. Jitter measuring instruction is also included.
More informationPrecision measurements of beam current, position and phase for an e+e- linear collider
Precision measurements of beam current, position and phase for an e+e- linear collider R. Corsini on behalf of H. Braun, M. Gasior, S. Livesley, P. Odier, J. Sladen, L. Soby INTRODUCTION Commissioning
More informationDigital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)
Digital Delay / Pulse Generator Digital delay and pulse generator (4-channel) Digital Delay/Pulse Generator Four independent delay channels Two fully defined pulse channels 5 ps delay resolution 50 ps
More information... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL*
I... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL* R. G. Friday and K. D. Mauro Stanford Linear Accelerator Center Stanford University, Stanford, California 94305 SLAC-PUB-995
More informationA fast and precise COME & KISS* QDC and TDC for diamond detectors and further applications
A fast and precise COME & KISS* QDC and TDC for diamond detectors and further applications 3 rd ADAMAS Collaboration Meeting (2014) Trento, Italy *use commercial elements and keep it small & simple + +
More informationAgilent 5345A Universal Counter, 500 MHz
Agilent 5345A Universal Counter, 500 MHz Data Sheet Product Specifications Input Specifications (pulse and CW mode) 5356C Frequency Range 1.5-40 GHz Sensitivity (0-50 deg. C): 0.4-1.5 GHz -- 1.5-12.4 GHz
More informationA MISSILE INSTRUMENTATION ENCODER
A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationPrecision testing methods of Event Timer A032-ET
Precision testing methods of Event Timer A032-ET Event Timer A032-ET provides extreme precision. Therefore exact determination of its characteristics in commonly accepted way is impossible or, at least,
More informationSimple motion control implementation
Simple motion control implementation with Omron PLC SCOPE In todays challenging economical environment and highly competitive global market, manufacturers need to get the most of their automation equipment
More informationLarge Area, High Speed Photo-detectors Readout
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun Tang +, Gary Varner ++, and Henry Frisch + + University
More informationFIRST SIMULTANEOUS TOP-UP OPERATION OF THREE DIFFERENT RINGS IN KEK INJECTOR LINAC
FIRST SIMULTANEOUS TOP-UP OPERATION OF THREE DIFFERENT RINGS IN KEK INJECTOR LINAC M. Satoh #, for the IUC * Accelerator Laboratory, High Energy Accelerator Research Organization (KEK) 1-1 Oho, Tsukuba,
More informationLibera Hadron: demonstration at SPS (CERN)
Creation date: 07.10.2011 Last modification: 14.10.2010 Libera Hadron: demonstration at SPS (CERN) Borut Baričevič, Matjaž Žnidarčič Introduction Libera Hadron has been demonstrated at CERN. The demonstration
More informationPrecise Digital Integration of Fast Analogue Signals using a 12-bit Oscilloscope
EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH CERN BEAMS DEPARTMENT CERN-BE-2014-002 BI Precise Digital Integration of Fast Analogue Signals using a 12-bit Oscilloscope M. Gasior; M. Krupa CERN Geneva/CH
More informationAn Overview of Beam Diagnostic and Control Systems for AREAL Linac
An Overview of Beam Diagnostic and Control Systems for AREAL Linac Presenter G. Amatuni Ultrafast Beams and Applications 04-07 July 2017, CANDLE, Armenia Contents: 1. Current status of existing diagnostic
More informationSELECTION GUIDE Series of RF and Universal Frequency Counter/Timers
SELECTION GUIDE 53200 Series of RF and Universal Frequency Counter/Timers With the Keysight Technologies, Inc. 53200 RF and Universal Frequency Counters/Timers, You Get: More bandwidth 350 MHz baseband
More informationDevelopment of an Abort Gap Monitor for High-Energy Proton Rings *
Development of an Abort Gap Monitor for High-Energy Proton Rings * J.-F. Beche, J. Byrd, S. De Santis, P. Denes, M. Placidi, W. Turner, M. Zolotorev Lawrence Berkeley National Laboratory, Berkeley, USA
More informationField Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department. Darius Gray
SLAC-TN-10-007 Field Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department Darius Gray Office of Science, Science Undergraduate Laboratory Internship Program Texas A&M University,
More informationDevelopment of beam-collision feedback systems for future lepton colliders. John Adams Institute for Accelerator Science, Oxford University
Development of beam-collision feedback systems for future lepton colliders P.N. Burrows 1 John Adams Institute for Accelerator Science, Oxford University Denys Wilkinson Building, Keble Rd, Oxford, OX1
More informationA flexible FPGA based QDC and TDC for the HADES and the CBM calorimeters TWEPP 2016, Karlsruhe HADES CBM
A flexible FPGA based QDC and TDC for the HADES and the CBM calorimeters TWEPP 2016, Karlsruhe + + + = PaDiWa-AMPS front-end Adrian Rost for the HADES and CBM collaborations PMT Si-PM (MPPC) 27.09.2016
More informationINTRODUCTION. SLAC-PUB-8414 March 2000
SLAC-PUB-8414 March 2 Beam Diagnostics Based on Time-Domain Bunch-by-Bunch Data * D. Teytelman, J. Fox, H. Hindi, C. Limborg, I. Linscott, S. Prabhakar, J. Sebek, A. Young Stanford Linear Accelerator Center
More informationBasic rules for the design of RF Controls in High Intensity Proton Linacs. Particularities of proton linacs wrt electron linacs
Basic rules Basic rules for the design of RF Controls in High Intensity Proton Linacs Particularities of proton linacs wrt electron linacs Non-zero synchronous phase needs reactive beam-loading compensation
More informationPhase (deg) Phase (deg) Positive feedback, 317 ma. Negative feedback, 330 ma. jan2898/1638: beam pseudospectrum around 770*frev.
Commissioning Experience from PEP-II HER Longitudinal Feedback 1 S. Prabhakar, D. Teytelman, J. Fox, A. Young, P. Corredoura, and R. Tighe Stanford Linear Accelerator Center, Stanford University, Stanford,
More informationVGA Port. Chapter 5. Pin 5 Pin 10. Pin 1. Pin 6. Pin 11. Pin 15. DB15 VGA Connector (front view) DB15 Connector. Red (R12) Green (T12) Blue (R11)
Chapter 5 VGA Port The Spartan-3 Starter Kit board includes a VGA display port and DB15 connector, indicated as 5 in Figure 1-2. Connect this port directly to most PC monitors or flat-panel LCD displays
More informationBrilliance. Electron Beam Position Processor
Brilliance Electron Beam Position Processor Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving
More informationDXP-xMAP General List-Mode Specification
DXP-xMAP General List-Mode Specification The xmap processor can support a wide range of timing or mapping operations, including mapping with full MCA spectra, multiple SCA regions, and finally a variety
More informationThe FAIR plinac RF Systems
The FAIR plinac RF Systems Libera Workshop Sep. 2011 Gerald Schreiber Gerald Schreiber, GSI RF Department 2 (1) Overview GSI / FAIR (2) FAIR Proton Linear Accelerator "plinac" (3) plinac RF Systems (4)
More informationAudio Compression Technology for Voice Transmission
Audio Compression Technology for Voice Transmission 1 SUBRATA SAHA, 2 VIKRAM REDDY 1 Department of Electrical and Computer Engineering 2 Department of Computer Science University of Manitoba Winnipeg,
More informationA dedicated data acquisition system for ion velocity measurements of laser produced plasmas
A dedicated data acquisition system for ion velocity measurements of laser produced plasmas N Sreedhar, S Nigam, Y B S R Prasad, V K Senecha & C P Navathe Laser Plasma Division, Centre for Advanced Technology,
More informationAccelerator Controls Part2: CERN central timing system
Accelerator Controls Part2: CERN central timing system CAS 2009@Divonne Hermann Schmickler Outline Part 2 Requested Functionality of the CERN timing system Implementation: Hardware Details Software Details:
More informationSTATUS AND CONCEPTUAL DESIGN OF THE CONTROL SYSTEM FOR THE HEAVY ION THERAPY ACCELERATOR FACILITY HICAT
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, PO1.025-1 (2005) STATUS AND CONCEPTUAL DESIGN OF THE CONTROL SYSTEM FOR THE HEAVY ION THERAPY ACCELERATOR
More informationDigital BPMs and Orbit Feedback Systems
Digital BPMs and Orbit Feedback Systems, M. Böge, M. Dehler, B. Keil, P. Pollet, V. Schlott Outline stability requirements at SLS storage ring digital beam position monitors (DBPM) SLS global fast orbit
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationA HIGH POWER LONG PULSE HIGH EFFICIENCY MULTI BEAM KLYSTRON
A HIGH POWER LONG PULSE HIGH EFFICIENCY MULTI BEAM KLYSTRON A.Beunas and G. Faillon Thales Electron Devices, Vélizy, France S. Choroba DESY, Hamburg, Germany Abstract THALES ELECTRON DEVICES has developed
More informationDT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:
DT9837 Series High Performance, Powered Modules for Sound & Vibration Analysis The DT9837 Series high accuracy dynamic signal acquisition modules are ideal for portable noise, vibration, and acoustic measurements.
More informationPractical Application of the Phased-Array Technology with Paint-Brush Evaluation for Seamless-Tube Testing
ECNDT 2006 - Th.1.1.4 Practical Application of the Phased-Array Technology with Paint-Brush Evaluation for Seamless-Tube Testing R.H. PAWELLETZ, E. EUFRASIO, Vallourec & Mannesmann do Brazil, Belo Horizonte,
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationMTL Software. Overview
MTL Software Overview MTL Windows Control software requires a 2350 controller and together - offer a highly integrated solution to the needs of mechanical tensile, compression and fatigue testing. MTL
More informationRF2TTC and QPLL behavior during interruption or switch of the RF-BC source
RF2TTC and QPLL behavior during interruption or switch of the RF-BC source Study to adapt the BC source choice in RF2TTC during interruption of the RF timing signals Contents I. INTRODUCTION 2 II. QPLL
More informationPulseCounter Neutron & Gamma Spectrometry Software Manual
PulseCounter Neutron & Gamma Spectrometry Software Manual MAXIMUS ENERGY CORPORATION Written by Dr. Max I. Fomitchev-Zamilov Web: maximus.energy TABLE OF CONTENTS 0. GENERAL INFORMATION 1. DEFAULT SCREEN
More informationGREAT 32 channel peak sensing ADC module: User Manual
GREAT 32 channel peak sensing ADC module: User Manual Specification: 32 independent timestamped peak sensing, ADC channels. Input range 0 to +8V. Sliding scale correction. Peaking time greater than 1uS.
More informationIn-process inspection: Inspector technology and concept
Inspector In-process inspection: Inspector technology and concept Need to inspect a part during production or the final result? The Inspector system provides a quick and efficient method to interface a
More informationEfficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology
Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology Akash Singh Rawat 1, Kirti Gupta 2 Electronics and Communication Department, Bharati Vidyapeeth s College of Engineering,
More informationDiamond detectors in the CMS BCM1F
Diamond detectors in the CMS BCM1F DESY (Zeuthen) CARAT 2010 GSI, 13-15 December 2010 On behalf of the DESY BCM and CMS BRM groups 1 Outline: 1. Introduction to the CMS BRM 2. BCM1F: - Back-End Hardware
More informationDesigning for High Speed-Performance in CPLDs and FPGAs
Designing for High Speed-Performance in CPLDs and FPGAs Zeljko Zilic, Guy Lemieux, Kelvin Loveless, Stephen Brown, and Zvonko Vranesic Department of Electrical and Computer Engineering University of Toronto,
More informationMemory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope
Memory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope Application Note 1495 Table of Contents Introduction....................... 1 Low-frequency, or infrequently occurring jitter.....................
More informationFlip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari
Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory
More informationFPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET
International Journal of VLSI Design, 2(2), 20, pp. 39-46 FPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET Ramya Prasanthi Kota, Nagaraja Kumar Pateti2, & Sneha Ghanate3,2
More informationBUNCH-BY-BUNCH DIAGNOSTICS AT THE APS USING TIME- CORRELATED SINGLE-PHOTON COUNTING TECHNIQUES*
BUNCH-BY-BUNCH DIAGNOSTICS AT THE APS USING TIME- CORRELATED SINGLE-PHOTON COUNTING TECHNIQUES* B. X. Yang, W. E. Norum, S. Shoaf, and J. Stevens Advanced Photon Source, Argonne National Laboratory, Argonne,
More informationModel 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02
Model 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02 A fully integrated high-performance cross-correlation signal source analyzer from 5 MHz to 33+ GHz Key Features Complete broadband
More informationSynthesized Clock Generator
Synthesized Clock Generator CG635 DC to 2.05 GHz low-jitter clock generator Clocks from DC to 2.05 GHz Random jitter
More informationA Versatile Multichannel Digital Signal Processing Module for Microcalorimeter Arrays
A Versatile Multichannel Digital Signal Processing Module for Microcalorimeter Arrays H. Tan, J. W. Collins, M. Walby, W. Hennig, W. K. Warburton, P. Grudberg XIA LLC, 3157 Genstar Rd, Hayward, CA 94544,
More informationKlystron Lifetime Management System
Klystron Lifetime Management System Łukasz Butkowski Vladimir Vogel FLASH Seminar Outline 2 Introduction to KLM Protection and measurement functions Installation at Klystron test stand FPGA implementation
More informationIQDEC01. Composite Decoder, Synchronizer, Audio Embedder with Noise Reduction - 12 bit. Does this module suit your application?
The IQDEC01 provides a complete analog front-end with 12-bit composite decoding, synchronization and analog audio ingest in one compact module. It is ideal for providing the bridge between analog legacy
More informationMIE 402: WORKSHOP ON DATA ACQUISITION AND SIGNAL PROCESSING Spring 2003
MIE 402: WORKSHOP ON DATA ACQUISITION AND SIGNAL PROCESSING Spring 2003 OBJECTIVE To become familiar with state-of-the-art digital data acquisition hardware and software. To explore common data acquisition
More informationImproving EPICS IOC Application (EPICS user experience)
Improving EPICS IOC Application (EPICS user experience) Shantha Condamoor Instrumentation and Controls Division 1 to overcome some Software Design limitations A specific use case will be taken as an example
More informationAn Introduction to the Spectral Dynamics Rotating Machinery Analysis (RMA) package For PUMA and COUGAR
An Introduction to the Spectral Dynamics Rotating Machinery Analysis (RMA) package For PUMA and COUGAR Introduction: The RMA package is a PC-based system which operates with PUMA and COUGAR hardware to
More informationTHE DESIGN OF CSNS INSTRUMENT CONTROL
THE DESIGN OF CSNS INSTRUMENT CONTROL Jian Zhuang,1,2,3 2,3 2,3 2,3 2,3 2,3, Jiajie Li, Lei HU, Yongxiang Qiu, Lijiang Liao, Ke Zhou 1State Key Laboratory of Particle Detection and Electronics, Beijing,
More informationSignal Stability Analyser
Signal Stability Analyser o Real Time Phase or Frequency Display o Real Time Data, Allan Variance and Phase Noise Plots o 1MHz to 65MHz medium resolution (12.5ps) o 5MHz and 10MHz high resolution (50fs)
More informationSample Analysis Design. Element2 - Basic Software Concepts (cont d)
Sample Analysis Design Element2 - Basic Software Concepts (cont d) Samples per Peak In order to establish a minimum level of precision, the ion signal (peak) must be measured several times during the scan
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationData Converters and DSPs Getting Closer to Sensors
Data Converters and DSPs Getting Closer to Sensors As the data converters used in military applications must operate faster and at greater resolution, the digital domain is moving closer to the antenna/sensor
More informationDatasheet SHF A
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 19120 A 2.85 GSa/s
More informationCERN S PROTON SYNCHROTRON COMPLEX OPERATION TEAMS AND DIAGNOSTICS APPLICATIONS
Marc Delrieux, CERN, BE/OP/PS CERN S PROTON SYNCHROTRON COMPLEX OPERATION TEAMS AND DIAGNOSTICS APPLICATIONS CERN s Proton Synchrotron (PS) complex How are we involved? Review of some diagnostics applications
More informationA Flash Time-to-Digital Converter with Two Independent Time Coding Lines. Ryszard Szplet, Zbigniew Jachna, Jozef Kalisz
A Flash Time-to-Digital Converter with Two Independent Time Coding Lines Ryszard Szplet, Zbigniew Jachna, Jozef Kalisz Military University of Technology, Gen. S. Kaliskiego 2, 00-908 Warsaw 49, Poland
More informationLow Level RF for PIP-II. Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017
Low Level RF for PIP-II Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017 PIP-II LLRF Team Fermilab Brian Chase, Edward Cullerton, Joshua Einstein, Jeremiah Holzbauer, Dan Klepec, Yuriy Pischalnikov,
More informationTIME RESOLVED XAS DATA COLLECTION WITH AN XIA DXP-4T SPECTROMETER
TIME RESOLVED XAS DATA COLLECTION WITH AN XIA DXP-4T SPECTROMETER W.K. WARBURTON, B. HUBBARD & C. ZHOU X-ray strumentation Associates 2513 Charleston Road, STE 207, Mountain View, CA 94043 USA C. BOOTH
More information4.9 BEAM BLANKING AND PULSING OPTIONS
4.9 BEAM BLANKING AND PULSING OPTIONS Beam Blanker BNC DESCRIPTION OF BLANKER CONTROLS Beam Blanker assembly Electron Gun Controls Blanker BNC: An input BNC on one of the 1⅓ CF flanges on the Flange Multiplexer
More informationLogic Design Viva Question Bank Compiled By Channveer Patil
Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1
More informationMetastability Analysis of Synchronizer
Forn International Journal of Scientific Research in Computer Science and Engineering Research Paper Vol-1, Issue-3 ISSN: 2320 7639 Metastability Analysis of Synchronizer Ankush S. Patharkar *1 and V.
More informationFast Orbit Feedback at the SLS. Outline
Fast Orbit Feedback at the SLS 2nd Workshop on Beam Orbit Stabilisation (December4-6, 2002, SPring-8) T. Schilcher Outline Noise Sources at SLS Stability / System Requirements Fast Orbit Feedback Implementation
More informationApplication Note #63 Field Analyzers in EMC Radiated Immunity Testing
Application Note #63 Field Analyzers in EMC Radiated Immunity Testing By Jason Galluppi, Supervisor Systems Control Software In radiated immunity testing, it is common practice to utilize a radio frequency
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationTWO BUNCHES WITH NS-SEPARATION WITH LCLS*
TWO BUNCHES WITH NS-SEPARATION WITH LCLS* F.-J. Decker, S. Gilevich, Z. Huang, H. Loos, A. Marinelli, C.A. Stan, J.L. Turner, Z. van Hoover, S. Vetter, SLAC, Menlo Park, CA 94025, USA Abstract The Linac
More informationGeneration and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD
Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD Application Note GA8_0L Klaus Schiffner, Tilman Betz, 7/97 Subject to change Product: Audio Analyzer UPD . Introduction
More informationThe Measurement Tools and What They Do
2 The Measurement Tools The Measurement Tools and What They Do JITTERWIZARD The JitterWizard is a unique capability of the JitterPro package that performs the requisite scope setup chores while simplifying
More informationGFT Channel Slave Generator
GFT1018 8 Channel Slave Generator Features 8 independent delay channels 1 ps time resolution < 100 ps rms jitter for optical triggered delays 1 second range Electrical or optical output Three trigger modes
More informationRF considerations for SwissFEL
RF considerations for H. Fitze in behalf of the PSI RF group Workshop on Compact X-Ray Free Electron Lasers 19.-21. July 2010, Shanghai Agenda Introduction RF-Gun Development C-band development Summary
More informationDesign Studies For The LCLS 120 Hz RF Gun Injector
BNL-67922 Informal Report LCLS-TN-01-3 Design Studies For The LCLS 120 Hz RF Gun Injector X.J. Wang, M. Babzien, I. Ben-Zvi, X.Y. Chang, S. Pjerov, and M. Woodle National Synchrotron Light Source Brookhaven
More informationLogic Analyzer Triggering Techniques to Capture Elusive Problems
Logic Analyzer Triggering Techniques to Capture Elusive Problems Efficient Solutions to Elusive Problems For digital designers who need to verify and debug their product designs, logic analyzers provide
More informationDesign Project: Designing a Viterbi Decoder (PART I)
Digital Integrated Circuits A Design Perspective 2/e Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić Chapters 6 and 11 Design Project: Designing a Viterbi Decoder (PART I) 1. Designing a Viterbi
More informationDT9834 Series High-Performance Multifunction USB Data Acquisition Modules
DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,
More informationTHE TIMING COUNTER OF THE MEG EXPERIMENT: DESIGN AND COMMISSIONING (OR HOW TO BUILD YOUR OWN HIGH TIMING RESOLUTION DETECTOR )
THE TIMING COUNTER OF THE MEG EXPERIMENT: DESIGN AND COMMISSIONING (OR HOW TO BUILD YOUR OWN HIGH TIMING RESOLUTION DETECTOR ) S. DUSSONI FRONTIER DETECTOR FOR FRONTIER PHYSICS - LA BIODOLA 2009 Fastest
More informationWhat's the SPO technology?
What's the SPO technology? SDS2000 Series digital storage oscilloscope, with bandwidth up to 300 MHz, maximum sampling rate 2GSa/s, a deep memory of 28Mpts, high capture rate of 110,000wfs/s, multi-level
More information7000 Series Signal Source Analyzer & Dedicated Phase Noise Test System
7000 Series Signal Source Analyzer & Dedicated Phase Noise Test System A fully integrated high-performance cross-correlation signal source analyzer with platforms from 5MHz to 7GHz, 26GHz, and 40GHz Key
More informationThe high-end network analyzers from Rohde & Schwarz now include an option for pulse profile measurements plus, the new R&S ZVA 40 covers the
GENERAL PURPOSE 44 448 The high-end network analyzers from Rohde & Schwarz now include an option for pulse profile measurements plus, the new R&S ZVA 4 covers the frequency range up to 4 GHz. News from
More informationVXI RF Measurement Analyzer
VXI RF Measurement Analyzer Mike Gooding ARGOSystems, Inc. A subsidiary of the Boeing Company 324 N. Mary Ave, Sunnyvale, CA 94088-3452 Phone (408) 524-1796 Fax (408) 524-2026 E-Mail: Michael.J.Gooding@Boeing.com
More informationUpdate on DAQ for 12 GeV Hall C
Update on DAQ for 12 GeV Hall C Brad Sawatzky Hall C Winter User Group Meeting Jan 20, 2017 SHMS/HMS Trigger/Electronics H. Fenker 2 SHMS / HMS Triggers SCIN = 3/4 hodoscope planes CER = Cerenkov(s) STOF
More informationThe TRIGGER/CLOCK/SYNC Distribution for TJNAF 12 GeV Upgrade Experiments
1 1 1 1 1 1 1 1 0 1 0 The TRIGGER/CLOCK/SYNC Distribution for TJNAF 1 GeV Upgrade Experiments William GU, et al. DAQ group and Fast Electronics group Thomas Jefferson National Accelerator Facility (TJNAF),
More informationInvestigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing
Universal Journal of Electrical and Electronic Engineering 4(2): 67-72, 2016 DOI: 10.13189/ujeee.2016.040204 http://www.hrpub.org Investigation of Digital Signal Processing of High-speed DACs Signals for
More informationSynchronization Issues During Encoder / Decoder Tests
OmniTek PQA Application Note: Synchronization Issues During Encoder / Decoder Tests Revision 1.0 www.omnitek.tv OmniTek Advanced Measurement Technology 1 INTRODUCTION The OmniTek PQA system is very well
More informationPCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4
PCM ENCODING PREPARATION... 2 PCM... 2 PCM encoding... 2 the PCM ENCODER module... 4 front panel features... 4 the TIMS PCM time frame... 5 pre-calculations... 5 EXPERIMENT... 5 patching up... 6 quantizing
More informationOptical shift register based on an optical flip-flop memory with a single active element Zhang, S.; Li, Z.; Liu, Y.; Khoe, G.D.; Dorren, H.J.S.
Optical shift register based on an optical flip-flop memory with a single active element Zhang, S.; Li, Z.; Liu, Y.; Khoe, G.D.; Dorren, H.J.S. Published in: Optics Express DOI: 10.1364/OPEX.13.009708
More informationData Acquisition System for Segmented Reactor Antineutrino Detector
Data Acquisition System for Segmented Reactor Antineutrino Detector Z. Hons a,b,*, J. Vlášek a,c,d a Joint Institute for Nuclear Research, Moscow Region, Dubna, Russian Federation b NPI Nuclear Physics
More informationOperation and Performance of a Longitudinal Feedback System Using Digital Signal Processing*
SLAC-PUB-6675 LBL-36174 November 22, 1994 Operation and Performance of a Longitudinal Feedback System Using Digital Signal Processing* D. Teytelman, J. Fox, H. Hindi, J. Hoeflich, I. Linscott, J. Olsen,
More informationni.com Digital Signal Processing for Every Application
Digital Signal Processing for Every Application Digital Signal Processing is Everywhere High-Volume Image Processing Production Test Structural Sound Health and Vibration Monitoring RF WiMAX, and Microwave
More informationAR SWORD Digital Receiver EXciter (DREX)
Typical Applications Applied Radar, Inc. Radar Pulse-Doppler processing General purpose waveform generation and collection Multi-channel digital beamforming Military applications SIGINT/ELINT MIMO and
More information