An Analysis of a Permissive Overreaching Transfer Trip Scheme at a 120kV Substation
|
|
- Augusta Stanley
- 6 years ago
- Views:
Transcription
1 An Analysis of a Permissive Overreaching Transfer Trip Scheme at a 120kV Substation Russell Louie and Mehdi Etezadi-Amoli Abstract This paper describes a post fault investigation into an undesired operation of a protective device in a permissive overreaching transfer tripping scheme at a 120kV substation. The paper includes a system description, an event analysis, and a proposed solution. Index Terms Permissive Overreaching Transfer Trip (POTT) scheme, Protective relaying, Transmission lines. S I. INTRODUCTION IERRA Pacific Power Company (SPPC) is the main power supplier for Nevada and northeastern California. The Company was founded over 150 years ago and was responsible for delivering power to a rapidly increasing number of silver mines in Virginia City. In 1999, SPPC merged with Nevada Power Company and expanded its coverage area to over a million customers. Until the 1960s, nearly all of the power distributed in northern Nevada was purchased from other suppliers. Presently, SPPC continues to build generation in an attempt to decrease outside dependency. The Reno-Tahoe International Airport is one of the largest power consumers in the Reno area. It is fed by a 120 kv sub transmission system, as shown in Fig. 1. In this figure, significant transmission ties into the rest of SPPCs system at Steamboat, Mira Loma, and N. Valley are shown as equivalent generators. During a major storm, the 127 line tripped at both ends and successfully reclosed automatically. At the same time, the N. Valley 174 line terminal tripped and locked out. With the 174 line out of service, loads at Rusty Spike and Airport are supplied solely from Steamboat and Mira Loma. Due to the significant load at Airport, this creates a strain on the system that would require load tripping during summer peaks. The main objective of this analysis is to understand why the N. Valley relay tripped and to determine the proper settings of the protective scheme to prevent similar undesired operations in the future. R. Louie is a graduate student in electrical engineering at the University of Nevada, Reno (UNR), Reno, NV ( louier@unr.nevada.edu) M. Etezadi-Amoli is a professor of electrical engineering at UNR ( etezadi@unr.edu) II. SYSTEM DESCRIPTION The lines that make up the system in Fig. 1 are protected for line to ground faults by distance relays and ground overcurrent relays. The 127 line is protected by electomechanical phase distance and ground overcurrent relays in a POTT scheme with automatic reclosing at both ends. The 174 line is protected by Schweitzer Engineering Laboratories (SEL) relays using phase distance, ground distance, and ground overcurrent elements in a POTT scheme. The N. Valley terminal uses SEL 321 and SEL 221F relays while the Rusty Spike terminal uses SEL 321 and SEL 311C relays. The 172 and 173 lines are both protected by SEL 321 and SEL 311C relays using phase distance, ground distance, and ground overcurrent elements in a stepped distance scheme. Automatic reclosing is not used because the majority of the 173 line and all of the 172 line are underground. A. Tools for Fault Analysis SEL relays provide two types of reports for analyzing a system whenever there is a fault: Tabulated Sequential Event Repots (SER) and Graphical Event Reports. The SER provides a display of elements that are asserted and deasserted during a fault. It is taken from the relay and relates the time and date to the elements that asserted and deasserted as the fault took place. Fig. 2 shows the SER report for the Rusty Spike substation during the storm. SEL Event Reports were studied to analyze the type of fault, the fault time, the fault currents, and the behavior of the relay elements. Figs. 3 and 4 show the Event Reports for N. Valley and Rusty Spike. A dark line associated with the element name implies asserted status and a light line implies deasserted status. The SEL definition keys are as follows: N. Valley, TRIP and 3PT (3 phase trip) are the trips issued by the relay. KEY and Xmt Perm S (transmit permissive signal) are different relay elements, but essentially the same data, transmitting the permissive signal to the other end of the line. Rcv Perm Sig is the permissive signal received. 52A is the status of the circuit breaker (asserted element is a closed breaker). Rusty Spike, 52A, TRIP, and KEY are the same as described above for the N. Valley relay. TMB1A is essentially the KEY relay element. PT, PTRX, and RMB1A are elements
2 for the permissive signal received from the other end of the line. Steamboat Mira Loma 127 line 173 line Airport 172 line Rusty Spike 174 line N. Valley Fig. 1. System one-line diagram. DATE TIME ELEMENT STATE 12/14 12:19: P1 Asserted 12/14 12:19: PTRX Asserted 12/14 12:19: KEY Asserted 12/14 12:19: P1 Deasserted 12/14 12:19: PTRX Deasserted 12/14 12:19: KEY Deasserted 12/14 12:19: LOP Asserted 12/14 12:19: LOP Deasserted 12/14 15:29: PTRX Asserted 12/14 15:29: KEY Asserted 12/14 15:29: PTRX Deasserted 12/14 15:29: KEY Deasserted 12/14 15:37: KEY Asserted 12/14 15:37: KEY Deasserted 12/14 15:37: PTRX Asserted 12/14 15:37: PTRX Deasserted 12/14 15:37: KEY Asserted 12/14 15:37: OUT102 Asserted 12/14 15:37: OUT103 Asserted 12/14 15:37: PTRX Asserted 12/14 15:37: P1 Asserted 12/14 15:37: P1 Deasserted 12/14 15:37: IN101 Deasserted 12/14 15:37: KEY Deasserted 12/14 15:37: PTRX Deasserted 12/14 15:37: OUT102 Deasserted 12/14 15:37: OUT103 Deasserted 12/14 15:49: IN101 Asserted 12/14 16:06: P1 Asserted 12/14 16:06: PTRX Asserted 12/14 16:06: KEY Asserted 12/14 16:06: P1 Deasserted 12/14 16:06: PTRX Deasserted 12/14 16:06: KEY Deasserted 12/14 16:25: P1 Asserted 12/14 16:25: PTRX Asserted 12/14 16:25: KEY Asserted 12/14 16:25: P1 Deasserted 12/14 16:25: PTRX Deasserted 12/14 16:25: KEY Deasserted 12/14 17:03: KEY Asserted 12/14 17:03: OUT102 Asserted 12/14 17:03: OUT103 Asserted 12/14 17:03: PTRX Asserted 12/14 17:03: KEY Deasserted 12/14 17:03: IN101 Deasserted 12/14 17:03: PTRX Deasserted RSK P Date: 12/17 Time: 07:37: RUSTY SPIKE 174 LINE FIDSEL-311=C-R105-V0-Z00303-D CID=98 Fig. 2. Sequence of Events Report. 12/14 17:03: OUT102 Deasserted 12/14 17:03: OUT103 Deasserted 12/14 17:04: IN101 Asserted 12/14 21:22: KEY Asserted 12/14 21:22: KEY Deasserted 12/14 21:22: KEY Asserted 12/14 21:22: P1 Asserted 12/14 21:22: P1 Deasserted 12/14 21:22: OUT102 Asserted 12/14 21:22: OUT103 Asserted 12/14 21:22: PTRX Asserted 12/14 21:22: KEY Deasserted 12/14 21:22: IN101 Deasserted 12/14 21:22: PTRX Deasserted 12/14 21:22: OUT102 Deasserted 12/14 21:22: OUT103 Deasserted 12/14 21:24: IN101 Asserted 12/15 06:27: KEY Asserted 12/15 06:27: KEY Deasserted 12/15 06:27: PTRX Asserted 12/15 06:27: PTRX Deasserted 12/15 06:29: KEY Asserted 12/15 06:29: KEY Deasserted 12/15 06:29: PTRX Asserted 12/15 06:29: PTRX Deasserted 12/15 06:29: KEY Asserted 12/15 06:29: KEY Deasserted 12/15 06:29: KEY Asserted 12/15 06:29: OUT102 Asserted 12/15 06:29: OUT103 Asserted 12/15 06:29: PTRX Asserted 12/15 06:29: KEY Deasserted 12/15 06:29: IN101 Deasserted 12/15 06:29: PTRX Deasserted 12/15 06:29: OUT102 Deasserted 12/15 06:29: OUT103 Deasserted 12/15 06:38: IN101 Asserted 12/16 00:00: KEY Asserted 12/16 00:00: OUT102 Asserted 12/16 00:00: OUT103 Asserted 12/16 00:00: PTRX Asserted 12/16 00:00: IN101 Deasserted 12/16 00:00: KEY Deasserted 12/16 00:00: PTRX Deasserted 12/16 00:00: OUT102 Deasserted 12/16 00:00: OUT103 Deasserted 12/16 00:17: IN101 Asserted
3 Fig. 3. SEL report of N. Valley. Fig. 4. SEL report of Rusty Spike.
4 A. Event Description Relay targets indicated that a temporary line to ground fault occurred on the 127 line. The relays at Mira Loma and Steamboat successfully tripped and reclosed after the fault cleared. At the same time, the N. Valley 174 terminal tripped while the Rusty Spike terminal remained closed. Because of its trip time, it was initially suspected that the N. Valley relays misoperated due to an instantaneous overreaching element. However, as shown in this paper, this was not the reason for the undesired operation. Understanding the behavior of the relays in this system is a vital part in solving this problem. The electromechanical KD and CEY relays on the 127 line detect ground faults in a zone scheme. In a 3-zone scheme, the first zone covers up to 80% of the line, the second zone covers 120% of the line, and the third zone covers beyond the second zone and into the third line. The timing of these zones is such that the shorter zones trip at shorter times. Also, a communication procedure was implemented into the adjacent relays to coordinate the proper trip sequence. This communication allows the breakers closest to the fault to trip first, minimizing the outage as much as possible. SEL relays work much like the eletromechanical relays with the exception that they are able to help locate faults and read fault currents and provide this information along a 60 Hz time axis. This makes it possible to accurately analyze a particular relay operation. Clearly, the overcurrent relays operate according to fault current characteristics of the line, and are coordinated with the other overcurrent protective elements. III. EVENT ANALYSIS In order to determine why the N. Valley 174 terminal tripped, the following three possibilities were analyzed. a. The fault occurred in the instantaneous protection zone of the N. Valley relay, causing it to trip without delay. b. An underreaching reverse distance element at Rusty Spike prevented the blocking capability of an echo keying scheme. c. An inactive or improperly coordinated reverse reaching ground overcurrent element at Rusty Spike prevented the blocking capability of an echo keying scheme. IV. SOLUTION The first possibility assumes that the phase to ground fault occurred at the closest distance to the Mira Loma substation. With this assumption, N. Valley would see the minimum possible impedance with the maximum amount of fault current. The impedance between Mira Loma and N. Valley was found as follows: Z = Z + Z + Z (1) (Primary)NVR 174Line(pu) 172Line(pu) 173Line(pu) = j j j (2) = ( j0.0392) (3) Therefore: Z p.u. (4) (Primary)N VR = Using the PT (1000:1) and CT (1200:5) ratios and converting all values to ohm we have: 2 (1200 / 5) 120 Z = = Ω (5) (Secondary)NVR The setting of the instantaneous ground distance element (zone 1) at N. Valley was 0.18 Ω. Because the value calculated in equation 5 is well beyond the reach of N. Valley s zone 1 setting, there is no way this element could have caused the undesired trip. After simulating a fault on the Mira Loma bus, it was determined that the N. Valley ground relay would see about 1600 A primary or about 6.7 A secondary. The instantaneous ground overcurrent element at N. Valley was set at 50 A secondary (12000 A primary). With this setting, a fault anywhere on the 127 line would not have been picked up by this element. Because neither of the N. Valley instantaneous elements could have seen the fault on December 14 th, it was concluded that the first possibility could not have happened. The second possibility was that the misoperation was caused by an underreaching reverse distance element at Rusty Spike designed to block the echoing capability of the relay. The N. Valley 174 line has an active POTT scheme in addition to the usual direct tripping elements. As a result, it will trip when its communications scheme trip mask (MTCS) setting is asserted and it also receives a permissive trip from Rusty Spike. MTCS at N. Valley has the following elements: MTCS=M2P+Z2G+51NP Therefore, a fault in the zone 2 phase distance (M2P), zone 2 ground distance (Z2G), or ground overcurrent (51NP) elements will cause the relay to trip if a permissive signal is received. POTT schemes require permission from both terminals of a line to achieve faster trip times for an internal fault. When one of the line terminals is open, its protective elements are unable to detect a fault and cannot send the permission to trip to the other terminal [3]. In order to overcome this, the SEL relays have the ability to echo a received permissive signal. The signal is echoed if the following two conditions are met [3]: 1) Permissive signal must be received for a set amount of time. 2) No reverse fault detected by reverse reaching elements. The trip logic in Fig. 5 shows that in order for a trip to occur, the PTRX (permissive) element and a forward element of zone 2 must be asserted, and the Z3RB (reverse reaching zone 3 elements of other terminal) must be deasserted.
5 For the N. Valley relay, as long as the MTCS is asserted, the permissive signal is sent. Therefore, if the fault is seen by its zone 2 ground distance element (Z2G), the permissive signal is sent to Rusty Spike. If Rusty Spike s reverse reaching zone 3 distance element can not see the fault, it will echo the permissive signal back to N. Valley, allowing it to trip. A simulation of the N. Valley and Rusty Spike ground distance elements is shown in Fig. 6. It can be seen that the reverse reaching element of Rusty Spike easily overreaches the zone 2 element of N. Valley. Therefore, the second possibility could not have happened. The final possibility was that undesired trip was caused by an inactive or improperly coordinated zone 3 reverse reaching ground overcurrent element at Rusty Spike. As described for the second possibility, this zone 3 element is designed to block the echoing of the permissive signal. All overreaching overcurrent and impedance (distance) elements that initiate permission to trip must be coordinated with the remote-end reverse reaching elements to ensure that they do not overreach the reverse elements. It is important to enable and use the same types of relay elements in the reverse directional relay for blocking as are used in the forward directional relay for keying permission [5]. Therefore, if the ground overcurrent element (51NP) of the N. Valley MTCS sees a fault, the reverse reaching ground overcurrent element at Rusty Spike must also see the fault in order to block echoing of the permissive signal. The ground overcurrent element at N. Valley is directional and taken from the 51NP setting. The 51NP element has a setting of 480 A, which covers most of the 127 line. Therefore, MTCS will be asserted for nearly any fault on the 127 line. With MTCS asserted, the permissive signal is sent to Rusty Spike. Rusty Spike requires that the permissive signal be received for at least two cycles before echoing. As shown in Fig. 3, the December 14 th fault lasted for approximately four cycles. With the first condition met, the only thing capable of preventing Rusty Spike from echoing the signal is its zone 3 reverse reaching ground overcurrent element. After reviewing the setting sheets for the Rusty Spike 174 relay, it was determined that the reverse reaching ground overcurrent element (50G3P) was not activated. Because of this, there was no echo blocking for anything picked up by the N. Valley ground overcurrent element (51NP). Since the 50G3P element is used strictly for blocking permissive signal echoing, a very liberal setting can be used to ensure it overreaches the 51NP element of N. Valley. V. CONCLUSION An investigation and analysis into an undesired trip of a protection scheme at a 120 kv substation has been presented. Based on the timing of the relay operation at N. Valley, it was initially assumed that the relay misoperated by overreaching. However, after an extensive analysis, it was determined that this relay operated correctly and that the trip was caused by the remote terminal s inability to correctly block echoing of a permissive trip signal. The use of advanced communication schemes can lead to overlooking critical elements and undesired trips. In this particular case, a commonly unused zone 3 reverse reaching ground overcurrent element was ignored and an unnecessary outage occurred. To correct the undesired operation of any given relay scheme, it is critical to understand the function of the protection scheme, the relays being used, their settings, and the output from fault recording devices. This information will allow correct diagnosis for a given undesired operation and lead to proper settings. It is essential to carefully choose a coordinated protection scheme impervious to system variances. ACKNOWLEDGMENT We like to thank Mohammed R. Hashemi, Jason Gunawardena, and Holly Hoff for their contribution to this project. We also like to thank Gene Henneberg, a consulting engineer at Sierra Pacific Power, for answering our questions and his valuable knowledge and advice. Fig. 5. Trip Logic for SEL 321 [3].
6 NVR174-21G Ty pe=sel 321 MHO4 PTR=1000:1 CTR=240:1 Min I= 5.00A Zone 1: Z=0. 18 s ec Oh 78.1 deg. T= 0.0s Zone 2: Z=0. 44 s ec Oh 78.1 deg. T= 0.60 s Zone 3: Z=0. 20 s ec Oh deg. T= 0.1 0s Zone 4: Z=0. 77 s ec Oh 78.1 deg. T= 0.90 s Line Z= 0. 28@ sec O hm ( O hm) RSK174-21G1 Type=SEL 321 MHO4 PTR=1000:1 CTR=200:1 Min I= 2.50A Zone 1: Z=0. 14 s ec Oh 64.2 deg. T= 0.0s Zone 2: Z=0. 35 s ec Oh 64.2 deg. T= 0.67 s Zone 3: Z=0. 20 s ec Oh deg. T= 0.1 7s Line Z= 0. 23@ sec O hm ( O hm) Fig. 6. Distance settings at N. Valley and Rusty Spike [1]. REFERENCES [1] ASPEN Software, Academic Version, 1999, ASPEN, San Mateo, CA [2] M. Etezadi-Amoli, R.J. Salgo, Protective System Performance Analysis, Proceedings of the 1998 World Automation Congress, pp , May [3] A. Guzman, J. Roberts, K. Zimmerman, Applying the SEL-311 Relay to Permissive Overreaching Transfer Trip (POTT) schemes, SEL Application Guide, Pullman, WA, [4] SEL-311C Instruction Manual, Schweitzer Engineering Labs, Pullman, WA, [5] Application Guide for Echo Keying Logic on Permissive Overreaching Transfer Trip Schemes, WECC Relay Work Group, May 5, Russell Louie received a BSEE in May 2008 from the University of Nevada, Reno. He currently works for Sierra Pacific Power Company and is continuing his graduate studies at the University of Nevada, Reno. Russell was born in Oregon and has lived in Fallon, Nevada for 18 years. Mehdi Etezadi-Amoli received a BSEE in 1970, MSEE in 1972, and Ph.D. degree in 1974 from New Mexico State University. From he worked as an assistant professor of Electrical Engineering at New Mexico State and the University of New Mexico. From he worked as a Senior Protection Engineer at Arizona Public Service Company in Phoenix, AZ. In 1983 he joined the faculty of the Electrical Engineering Department at the University of Nevada, Reno where he is responsible for the power system program. His present interest is in power system protection, large-scale systems, fuzzy control, neural network applications, and renewable energy. Dr. Etezadi is a Registered Professional Engineer in the states of Nevada and New Mexico.
EC456 Power System Protection Lab #1 Overcurrent Protection Relay
EC456 Power System Protection Lab #1 Overcurrent Protection Relay Learning Objectives: Understand the building blocks of a numerical protection relay Understand the HMI of the relay. Establish communication
More informationImplementation of a High-Speed Distribution Network Reconfiguration Scheme by Greg Hataway, Ted Warren, and Chris Stephens.
The following technical papers supporting this presentation are available at www.selinc.com: Trip and Restore Distribution Circuits at Transmission Speeds by Jeff Roberts and Karl Zimmerman International
More informationRemoval of Decaying DC Component in Current Signal Using a ovel Estimation Algorithm
Removal of Decaying DC Component in Current Signal Using a ovel Estimation Algorithm Majid Aghasi*, and Alireza Jalilian** *Department of Electrical Engineering, Iran University of Science and Technology,
More informationDefinitions. Common Corridor:
Definitions Common Corridor: Contiguous right-of-way or two parallel right-of-ways with structure centerline separation less than the longest span length of the two transmission circuits at the point of
More informationSIPROTEC 5 Application Note
www.siemens.com/protection SIPROTEC 5 Application Note SIP5-APN-018: Answers for infrastructure and cities. SIPROTEC 5 - Application: SIP5-APN-018 Breaker-and-a-half Automatic reclosing and leader follower
More informationSimulation of DFIG and FSIG wind farms in. MATLAB SimPowerSystems. Industrial Electrical Engineering and Automation.
CODEN:LUTEDX/(TEIE-7235)/1-007/(2009) Industrial Electrical Engineering and Automation Simulation of DFIG and FSIG wind farms in MATLAB SimPowerSystems Francesco Sulla Division of Industrial Electrical
More informationBreaker-and-a-half Automatic reclosing and leader follower.
Breaker-and-a-half Automatic reclosing and leader follower www.siemens.com/siprotec SIPROTEC 5 Application Breaker-and-a-half Automatic reclosing and leader follower APN-018, Edition 1 Content 1... 3 1.1
More informationGenerator protection relay
Page 1 Issued: April 1999 Status: New Data subject to change without notice Features Off-the-shelf generator protection relay for small and medium sized power generators Three-phase time overcurrent and
More informationREFURBISHMENT OF SECONDARY SYSTEMS IN HIGH VOLTAGE SUBSTATIONS LESSONS LEARNED IN VENEZUELA
21, rue d'artois, F-75008 Paris http://www.cigre.org B3-110 Session 2004 CIGRÉ REFURBISHMENT OF SECONDARY SYSTEMS IN HIGH VOLTAGE SUBSTATIONS LESSONS LEARNED IN VENEZUELA by E. PADILLA * L. CEDEÑO E. PELAYO
More informationThis section is maintained by the drafting team during the development of the standard and will be removed when the standard becomes effective.
PRC-026-1 Relay Performance During Stable Power Swings Standard Development Timeline This section is maintained by the drafting team during the development of the standard and will be removed when the
More informationex 800 Series ematrix System
Protecting Your Human Assets During Emergency ex 800 Series ematrix System The ex 800 Series ematrix System is a fully integrated and versatile public address system which is designed distinctively to
More information10/13/2011 Planning Coordination Committee. Standards
Document name Category System Performance Regional Criterion ( ) Regional Reliability Standard (X) Regional Criterion ( ) Policy ( ) Guideline ( ) Report or other Document date 12/01/2011 Adopted/approved
More informationNERC Reliability Standard PRC-024 Generator Frequency and Voltage Protective Relay Settings
NERC Reliability Standard PRC-024 024-1 Generator Frequency and Voltage Protective Relay Settings Rick Terrill Luminant Power Generation Compliance NERC Standards Drafting Team Member Reliability Standard
More informationSection 6.8 Synthesis of Sequential Logic Page 1 of 8
Section 6.8 Synthesis of Sequential Logic Page of 8 6.8 Synthesis of Sequential Logic Steps:. Given a description (usually in words), develop the state diagram. 2. Convert the state diagram to a next-state
More informationMitigation of Cascading Outages and Prevention of Blackouts:System-Wide Corrective Control
10th Mediterranean Conference on Power Generation, Transmission, Distribution and Energy Conversion 6-9 November 2016 Belgrade, Serbia Mitigation of Cascading Outages and Prevention of Blackouts:System-Wide
More informationFINAL REPORT LOAD SHEDDING IN TASMANIA ON 20 DECEMBER 2016 REVIEWABLE OPERATING INCIDENT REPORT FOR THE NATIONAL ELECTRICITY MARKET
FINAL REPORT LOAD SHEDDING IN TASMANIA ON 20 DECEMBER 2016 REVIEWABLE OPERATING INCIDENT REPORT FOR THE NATIONAL ELECTRICITY MARKET Published: 6 April 2017 IMPORTANT NOTICE Purpose AEMO has prepared this
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationChapter 3: Sequential Logic Systems
Chapter 3: Sequential Logic Systems 1. The S-R Latch Learning Objectives: At the end of this topic you should be able to: design a Set-Reset latch based on NAND gates; complete a sequential truth table
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationToronto Hydro - Electric System
Toronto Hydro - Electric System FIT Commissioning Requirements and Reports Comments and inquiries can be e-mailed to: FIT@torontohydro.com Customers without e-mail access can submit through regular mail
More informationSpecification. NGTS Issue 1 October 1993
The Electrical Standards for SHE Transmission s area are non-maintained versions of National Grid Technical Specifications that are applicable to the SHE Transmission System only. These specific versions
More informationArcPro Mach4 Plasma Screen User Guide
ArcPro Mach4 Plasma Screen User Guide Document Revision 1.10 (Updated June 13, 2017) 2017 Vital Systems Inc. Phoenix, AZ USA For more information please visit the product web page: http://www.vitalsystem.com/arcpro
More informationTransient Stability Events & Actions
ETAP TIP No. 009 Transient Stability Events & Actions Applicable ETAP Versions: 5.5.0, 5.5.5, 5.5.6 (For lower versions, some of the descriptions and procedures below may differ in some ways) Event is
More informationSequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage
More informationCommunication-Assisted Transfer Trip Schemes
Session 17; Page 1/4 Communication-Assisted Transfer Trip Schemes The MathCAD sheet below implements some basic relay calculations. The file takes data read from a Comtrade file and postprocesses it. The
More informationSEL-251 SEL SEL DISTRIBUTION RELAY
SEL-251 SEL-251-2 SEL-251-3 DISTRIBUTION RELAY PHASE OVERCURRENT RELAY WITH VOLTAGE CONTROL NEGATIVE-SEQUENCE OVERCURRENT RELAY GROUND OVERCURRENT RELAY MULTIPLE SHOT RECLOSING RELAY SELECTABLE SETTING
More informationOVER the past two decades, different laboratories focusing
532 IEEE TRANSACTIONS ON POWER SYSTEMS, VOL. 20, NO. 2, MAY 2005 Development of Power System Protection Laboratory Through Senior Design Projects Bhuvanesh A. Oza and Sukumar M. Brahma, Member, IEEE Abstract
More informationPQ-Box 100 Quick Start Instructions
PQ-Box 100 Quick Start Instructions These instructions are provided for the purpose on providing a quick start to PQ-Box 100 installation and operation. Please refer to the user handbook for full details.
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More information1ms Column Parallel Vision System and It's Application of High Speed Target Tracking
Proceedings of the 2(X)0 IEEE International Conference on Robotics & Automation San Francisco, CA April 2000 1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Y. Nakabo,
More informationA Review of logic design
Chapter 1 A Review of logic design 1.1 Boolean Algebra Despite the complexity of modern-day digital circuits, the fundamental principles upon which they are based are surprisingly simple. Boolean Algebra
More informationRandom Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL
Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access
More informationUnderstanding the Limitations of Replaying Relay-Created COMTRADE Event Files Through Microprocessor-Based Relays
Understanding the Limitations of Replaying Relay-Created COMTRADE Event Files Through Microprocessor-Based Relays Brett M. Cockerham and John C. Town Schweitzer Engineering Laboratories, Inc. Presented
More informationECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals
Purdue University: ECE438 - Digital Signal Processing with Applications 1 ECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals October 6, 2010 1 Introduction It is often desired
More informationWHEN a fault occurs on power systems, not only are the
IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 24, NO. 1, JANUARY 2009 73 An Innovative Decaying DC Component Estimation Algorithm for Digital Relaying Yoon-Sung Cho, Member, IEEE, Chul-Kyun Lee, Gilsoo Jang,
More informationKing Fahd University of Petroleum and Minerals Electrical Engineering Department 1. Homework 5 - SOLUTION KEY
Electrical Engineering Department 1 Homework 5 - SOLUTION KEY EE-306 Electromechanical Devices - Semester 162 Electrical Engineering Department 2 Problem 1 Consider a Europeon city, it is necessary to
More informationEE201: Transmission Line Protection
EE201: Transmission Line Protection EE201 Rev.001 CMCT COURSE OUTLINE Page 1 of 5 Training Description: Engineers and power system consultants who need a comprehensive understanding of the challenges and
More informationBUSES IN COMPUTER ARCHITECTURE
BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.
More informationTEAMS Competition 2014
TEAMS Competition 2014 Electrical Grid Urban infrastructures throughout the United States are aging. As our demand for electricity grows, so does our need for uninterrupted service for more than 130 million
More informationPRINCIPLES AND APPLICATIONS
GENERATION & NETWORK Digital Automation Measuring and Control Devices AMS7000 PROCOM The optimum operation of an electrical network depends particularly on the reliability and the availability of the protection,
More informationUnderstanding VFD Allen Bradley Power Flex 4M Variable Frequency Drive. nfi
Understanding VFD Allen Bradley Power Flex 4M Variable Frequency Drive nfi Practical Demonstration of VFD Motor Speed Directly Proportional to Frequency Motor RPM= (120*F)/P Powerflex- 4M 0.4 KW= 0.5 Hp
More informationMANAGING POWER SYSTEM FAULTS. Xianyong Feng, PhD Center for Electromechanics The University of Texas at Austin November 14, 2017
MANAGING POWER SYSTEM FAULTS Xianyong Feng, PhD Center for Electromechanics The University of Texas at Austin November 14, 2017 2 Outline 1. Overview 2. Methodology 3. Case Studies 4. Conclusion 3 Power
More informationAcoustic Measurements Using Common Computer Accessories: Do Try This at Home. Dale H. Litwhiler, Terrance D. Lovell
Abstract Acoustic Measurements Using Common Computer Accessories: Do Try This at Home Dale H. Litwhiler, Terrance D. Lovell Penn State Berks-LehighValley College This paper presents some simple techniques
More informationLast time, we saw how latches can be used as memory in a circuit
Flip-Flops Last time, we saw how latches can be used as memory in a circuit Latches introduce new problems: We need to know when to enable a latch We also need to quickly disable a latch In other words,
More informationINC 253 Digital and electronics laboratory I
INC 253 Digital and electronics laboratory I Laboratory 9 Sequential Circuit Author: ID Co-Authors: 1. ID 2. ID 3. ID Experiment Date: Report received Date: Comments For Instructor Full Marks Pre lab 10
More informationDELTA MODULATION AND DPCM CODING OF COLOR SIGNALS
DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS Item Type text; Proceedings Authors Habibi, A. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationImproved Synchronization System for Thermal Power Station
Improved Synchronization System for Thermal Power Station Lokeshkumar.C 1, Logeshkumar.E 2, Harikrishnan.M 3, Margaret 4, Dr.K.Sathiyasekar 5 UG Students, Department of EEE, S.A.Engineering College, Chennai,
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationECEN 667 Power System Stability Lecture 5: Transient Stability Intro
ECEN 667 Power System Stability Lecture 5: Transient Stability Intro Prof. Tom Overbye Dept. of Electrical and Computer Engineering Texas A&M University overbye@tamu.edu 1 Announcements Read Chapter 3,
More informationReliability Guideline: Generating Unit Operations During Complete Loss of Communications
Reliability Guideline: Generating Unit Operations During Complete Loss of Communications Preamble It is in the public interest for the North American Electric Reliability Corporation (NERC) to develop
More informationA Noble Identification System for Tumors and Implementation
A Noble Identification System for Tumors and Implementation SHIEH-SHING LIN A, KING-TAN LEE B, JIA-HAU CHEN C, HEN-CHIA HSU D, a,c,d Department of Electrical Engineering St. John s University #499, Sec.
More informationAC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015
Q.2 a. Draw and explain the V-I characteristics (forward and reverse biasing) of a pn junction. (8) Please refer Page No 14-17 I.J.Nagrath Electronic Devices and Circuits 5th Edition. b. Draw and explain
More informationDigital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator
Learning Objectives ECE 206, : Lab 1 Digital Logic This lab will give you practice in building and analyzing digital logic circuits. You will use a logic simulator to implement circuits and see how they
More informationNotes Generator Verification SDT Project
Notes Generator Verification SDT Project 2007-09 FERC Office 888 First Street, NE Washington, DC 20426 1. Administration a. The following were in attendance: Bob Snow, Cynthia Pointer, Lim Hansen, Keith
More informationA. Introduction 1. Title: Automatic Underfrequency Load Shedding Requirements
DRAFT 6 V4 Standard PRC-006- RFC-01 01/11/11 A. Introduction 1. Title: Automatic Underfrequency Load Shedding Requirements Deleted: Deleted: 10 Deleted: 20 9 2. Number: PRC 006 RFC 01. Purpose: To establish
More informationContents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
More informationproblem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2002 4/5/02 Midterm Exam II Name: Solutions ID number:
More informationCatalogue Ignitors and power switches for HID
Catalogue 2012 Ignitors and power switches for HID Overview Product overview Ignitor matrix Standards Page 6 Page 7 Page 8 Product information Ignitors and power switches for HID Page 9 Superimposed-pulse
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and
More informationReal Time Monitoring for SMART Grid Initiatives Synchronized Measurement & Analysis in Real Time SMART program by
Real Time Monitoring for SMART Grid Initiatives Synchronized Measurement & Analysis in Real Time SMART program by Bharat Bhargava Armando Salazar Southern California Edison Co. IEEE PES General Meeting
More informationResearch on Control Strategy of Complex Systems through VSC-HVDC Grid Parallel Device
Sensors & Transducers, Vol. 75, Issue 7, July, pp. 9-98 Sensors & Transducers by IFSA Publishing, S. L. http://www.sensorsportal.com Research on Control Strategy of Complex Systems through VSC-HVDC Grid
More information8000 Plus Series Safety Light Curtain Installation Sheet ( CD206A/ CD206B )
SMARTSCAN 8000 PLUS LIGHT CURTAIN 1 Unpacking 8000 Plus Series Safety Light Curtain Installation Sheet ( CD206A/0160306 CD206B160306 ) Remove all packaging material and retain it Locate and keep the delivery
More informationFields and Waves I Preparation Assignment for Project 2 Due at the start of class.
Preparation Assignment for Project 2 Due at the start of class. Reading Assignment See the handouts for each lesson for the reading assignment. 12 November Lessons 4.5 and 4.6 a. Write out the general
More informationApplication Note 11 - Totalization
Application Note 11 - Totalization Using the TrendView Recorders for Totalization The totalization function is normally associated with flow monitoring applications, where the input to the recorder would
More informationFactory configured macros for the user logic
Factory configured macros for the user logic Document ID: VERSION 1.0 Budapest, November 2011. User s manual version information Version Date Modification Compiled by Version 1.0 11.11.2011. First edition
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationElectrical Depth CAL IT 2. Brian Smith. Introduction
Electrical Depth Introduction The University of California, San Diego Cal IT 2 Building was electrically designed for a lot of future growth. With my changes in the lighting system and control zones, a
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationTSIU03, SYSTEM DESIGN. How to Describe a HW Circuit
TSIU03 TSIU03, SYSTEM DESIGN How to Describe a HW Circuit Sometimes it is difficult for students to describe a hardware circuit. This document shows how to do it in order to present all the relevant information
More informationAn automatic synchronous to asynchronous circuit convertor
An automatic synchronous to asynchronous circuit convertor Charles Brej Abstract The implementation methods of asynchronous circuits take time to learn, they take longer to design and verifying is very
More informationSignal Persistence Checking of Asynchronous System Implementation using SPIN
, March 18-20, 2015, Hong Kong Signal Persistence Checking of Asynchronous System Implementation using SPIN Weerasak Lawsunnee, Arthit Thongtak, Wiwat Vatanawood Abstract Asynchronous system is widely
More informationDesign of Fault Coverage Test Pattern Generator Using LFSR
Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator
More informationMICROMASTER Encoder Module
MICROMASTER Encoder Module Operating Instructions Issue 01/02 User Documentation Foreword Issue 01/02 1 Foreword Qualified Personnel For the purpose of this Instruction Manual and product labels, a Qualified
More informationEquivalence Checking using Assertion based Technique
Equivalence Checking using Assertion based Technique Shailesh Kumar NIT Bhopal Sameer Arvikar DAVV Indore Saurabh Jha STMicroelectronics, Greater Noida Tarun K. Gupta, PhD Asst. Professor NIT Bhopal ABSTRACT
More information384A Adapter Installation Instructions
Instruction Sheet 860237684 Issue 9, October 2012 SYSTIMAX Solutions 384A Adapter Installation Instructions General The 384A adapter (Figure 1) is a broadband video adapter that provides connectivity to
More information0.1. Outage Management Process Summary
0.1 Outage Management Process Summary Issue: 1.0 Issue Date: August 27, 2014 Table of Contents 1. Introduction... 4 1.1 Purpose... 4 1.2 Glossary... 4 State Transition Model... 8 2. Outage Management Processes...
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus
More informationFLIP-FLOPS AND RELATED DEVICES
C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop
More informationENGINEERING COMMITTEE
ENGINEERING COMMITTEE Interface Practices Subcommittee SCTE STANDARD SCTE 45 2017 Test Method for Group Delay NOTICE The Society of Cable Telecommunications Engineers (SCTE) Standards and Operational Practices
More informationFault Detection And Correction Using MLD For Memory Applications
Fault Detection And Correction Using MLD For Memory Applications Jayasanthi Sambbandam & G. Jose ECE Dept. Easwari Engineering College, Ramapuram E-mail : shanthisindia@yahoo.com & josejeyamani@gmail.com
More informationDr.Mohamed Elmahdy Winter 2015 Eng.Yasmin Mohamed. Problem Set 6. Analysis and Design of Clocked Sequential Circuits. Discussion: 7/11/ /11/2015
Dr. Elmahdy Winter 2015 Problem Set 6 Analysis and Design of Clocked Sequential Circuits Discussion: 7/11/2015 17/11/2015 *Exercise 6-1: (Problem 5.10) A sequential circuit has two JK flip-flops A and
More informationECE 341. Lecture # 2
ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will
More informationAPPLICATION NOTE. Practical Tips for Using Metalic Time Domain Reflectometers (The EZ Way) What is a Time Domain Reflectometer?
a publication of R MEETING YOUR TESTING NEEDS TODAY AND TOMORROW Publication Number TTS3-0901 APPLICATION NOTE Practical Tips for Using Metalic Time Domain Reflectometers (The EZ Way) What is a Time Domain
More informationC200H-AD002/DA002 Analog I/O Units Operation Guide
C200H-AD002/DA002 Analog I/O Units Operation Guide Revised September 1995 Notice: OMRON products are manufactured for use according to proper procedures by a qualified operator and only for the purposes
More informationAMERICAN NATIONAL STANDARD
Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE 108 2018 Test Method for Dielectric Withstand of Coaxial Cable NOTICE The Society of Cable Telecommunications Engineers (SCTE) / International
More informationThe Newsletter of Delta Automation Inc.
VOL 3 ISSUE 10 Summer 2004 The Newsletter of Delta Automation Inc. Electrical Storms and effects on Modbus Plus Systems A brief explanation Of TDR operation Modicon Trivia Question TWO WINNERS!! Correctly
More informationPerformance Driven Reliable Link Design for Network on Chips
Performance Driven Reliable Link Design for Network on Chips Rutuparna Tamhankar Srinivasan Murali Prof. Giovanni De Micheli Stanford University Outline Introduction Objective Logic design and implementation
More informationA MISSILE INSTRUMENTATION ENCODER
A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationSimulation of Micro Blanking Process of Square Hole with Fillet Based on DEFORM-3D
3rd International Conference on Material, Mechanical and Manufacturing Engineering (IC3ME 2015) Simulation of Micro Blanking Process of Square Hole with Fillet Based on DEFORM-3D Shining Zhou 1,a, Xiaolong
More information[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY DESIGN AND IMPLEMENTATION OF BIST TECHNIQUE IN UART SERIAL COMMUNICATION M.Hari Krishna*, P.Pavan Kumar * Electronics and Communication
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More informationPSC300 Operation Manual
PSC300 Operation Manual Version 9.10 General information Prior to any attempt to operate this Columbia PSC 300, operator should read and understand the complete operation of the cubing system. It is very
More informationAN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More informationMeasurement of automatic brightness control in televisions critical for effective policy-making
Measurement of automatic brightness control in televisions critical for effective policy-making Michael Scholand CLASP Europe Flat 6 Bramford Court High Street, Southgate London, N14 6DH United Kingdom
More informationAt-speed testing made easy
At-speed testing made easy By Bruce Swanson and Michelle Lange, EEdesign.com Jun 03, 2004 (5:00 PM EDT) URL: http://www.eedesign.com/article/showarticle.jhtml?articleid=21401421 Today's chip designs are
More informationReno A & E, 4655 Aircenter Circle, Reno, NV (775)
Product: MMU-1600 Title: Monitoring Flashing Yellow Arrow Left Turns Release Date: February 06, 2009 Scope: All Reno A&E Monitors. The following Reno A&E monitors now support Flashing Yellow Arrow (FYA)
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More information